





Boot selection:


USART0	GND	P2_8	GND	P1_2	GND	P1_1	GND
SPIFI	GND	GND	GND	GND	VCC	VCC	GND
USB0	GND	VCC	GND	VCC	GND	VCC	GND
SSP0	GND	VCC	VCC	VCC	VCC	VCC	VCC
USART3	VCC	GND	GND	GND	GND	GND	GND



Series resistors are here because of a possible overshoot/undershoot problem. They may be able to be removed safely, anyway, they probably will minimize damage in the event of SGPI0/CPLD misconfiguration.



R97 may be installed to connect SGPI08 to the CPLD. By default SGPI08 is used as a clock input.



Install R18 and R19 only if 1V8 is used for U18.



remove FB2 if optional RF LDO is installed

serial test points


Cut P17 short and install P16 and P17 to enable external clock input. If short is cut, a jumper should be used on P17 at all times when an external clock is not connected to P16.

Install C118, C164, R45, R84, and R85 as necessary to match input. For CMOS input, install 0 ohm resistors in place of C118 and C164; do not install R45, R84, or R85.

Install C165, and R92 as necessary to match output. For CMOS output, install 0 ohm resistor in place of C165; do not install R92.



License: GPL v2		Copyright 2012 Michael Ossmann	
File: baseband.sch		Sheet: /baseband/	
Title: jawbreaker baseband			
Size: User	Date: 10 jun 2013	Rev:	
KiCad B.D.A.		Id: 3/4	



License: GPL v2
 Copyright 2012 Michael Ossmann
 File: frontend.sch
 Sheet: /frontend/
 Title: jawbreaker frontend
 Size: User Date: 10 jun 2013 Rev:
 KiCad B.D.A. Id: 2/4

Expected MIX_CLK is 1.8 to 3.3 V peak-to-peak at 25 to 52 MHz. It is divided down to 0.5 to 1.5 V (RBF_IN).

Install P4 and cut R44 to disable 900 MHz PCB antenna and enable external antenna.

switch control logic ensures valid switch configurations