

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 **** 3 * PFPO.ASM 4 **** 5 * 6 * This test converts the number 6.283185307179586476925286766559004 7 * from Extended DFP (Decimal Floating-Point) format to a Long HFP 8 * (Hexadecimal Floating-Point) format in order to confirm that the 9 * bug described in GitHub Issue #407 has indeed been fixed. It does 10 * not do anything else. It does NOT test any other function of the 11 * PFPO instruction. 12 * 13 * Note that the accompanying .tst runtest script tests two different 14 * conversion scenarios: the first confirms that the original bug has 15 * been fixed, and the second test confirms conversions of a shorter 16 * length values also still works (i.e. that our fix hasn't broken 17 * anything). 18 * 19 ****
				21 **** 22 * Low Core PSWs... 23 ****
00000000	00000000 0000075F	25 PFPO	START 0	
	00000000	26 USING PFPO,0		Use absolute addressing
00000000 000001A0 00000001 000001A4 80000000 000001A8 00000000 000001AC 00000200	00000000 000001A0	28 29 30 31 32	ORG PFPO+X'1A0' DC XL4'00000001' DC XL4'80000000' DC XL4'00000000' DC A(BEGIN)	z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW
000001B0 000001D0 00020001 000001D4 80000000 000001D8 00000000 000001DC 0000DEAD	000001B0 000001D0	34 35 36 37 38	ORG PFPO+X'1D0' DC XL4'00020001' DC XL4'80000000' DC XL4'00000000' DC XL4'0000DEAD'	z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				85 *****		
				86 * Try invalid conversion with Test bit set (should get cc=3)		
				87 *****		
0000025C	C009 8109 0900			89 IILF R0,X'81090900'	Test: Long DFP ==> Long DFP (invalid!)	
00000262	C019 ABCD ABCD			90 IILF R1,X'ABCDABCD'	Unlikely Return Code Register value	
00000268	1FFF			92 SLR R15,R15	(set CC0...)	
0000026A	89F0 001C	0000001C		93 SLL R15,32-4	(shift into proper position)	
0000026E	04F0			94 SPM R15	(set Condition Code 0 in PSW)	
00000270	010A			96 PFPO ,	Do it!	
00000272	A7E4 0009	00000284		97 JC B'1110',BADCC	Not CC=3? FAIL!	
00000276	1211			99 LTR R1,R1	Check Return Code Register value	
00000278	4770 0288	00000288		100 BNZ BADGR1	Not zero? FAIL!	
0000027C	B2B2 0720	00000720		102 LPSWE GOODPSW	Load success PSW	
00000280	B2B2 0730	00000730		103 FAIL LPSWE FAILPSW	Load failure PSW	
00000284	B2B2 0750	00000750		104 BADCC LPSWE BADCCPSW	Load failure PSW	
00000288	B2B2 0740	00000740		105 BADGR1 LPSWE BADRCPSW	Load failure PSW	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
R2	U	000002	1	158	
R3	U	000003	1	159	
R4	U	000004	1	160	53 56
R5	U	000005	1	161	
R6	U	000006	1	162	54 57
R7	U	000007	1	163	
R8	U	000008	1	164	
R9	U	000009	1	165	
SAVEDFPC	F	0002A0	4	115	49

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	1888	000-75F	000-75F
Region		1888	000-75F	000-75F
CSECT	PFPO	1888	000-75F	000-75F

STMT	FILE NAME
1	c:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\PFPO\PFPO.asm
** NO ERRORS FOUND **	