

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
2				*****
3	*			*
4	*			SKEY390Z
5	*			*
6	*****			*****
7	*			*
8	*	This program verifies proper functioning of the following		
9	*	System/390 and z/Architecture Storage Key instructions:		
10	*			*
11	*	ISKE, IVSK, RRBE, SSKE, TB, TPROT	(both S/390 & z/Arch)	
12	*	IRBM, RRBMM, PFMF	(z/Architecture only)	
13	*			*
14	*	NOTE: due to varying support for certain instructions under		
15	*	certain situations, some tests may crash at certain points.		
16	*	If the crash is expected, then the crash is ignored and the		
17	*	test that was being attempted is simply skipped.		
18	*			*
19	*	PLEASE ALSO NOTE the program is purposely designed to branch to		
20	*	an odd address should any test fail (such as the condition code		
21	*	not being the expected value). The Program Check handler routine		
22	*	when it notices the Program Old PSW is an odd address, backs up		
23	*	the address by 5 bytes and uses that as the test's failing PSW.		
24	*			*
25	*	Thus when any test fails, the disabled wait PSW points directly		
26	*	to the failing instruction (i.e. the branch following the failed		
27	*	comparison). ALSO NOTE that Hercules also issues a "Instruction		
28	*	fetch error" message to its hardware console too whenever this		
29	*	occurs (due to the PSW address being odd causing it to be unable		
30	*	to fetch the next instruction), which is expected.		
31	*			*
32	*	FINALLY, in order to support successfully running on non-Hercules		
33	*	systems, we utilize the Hercules "CPUVERID xx FORCE" statement		
34	*	to allow us to detect if we're running under Hercules. On "real		
35	*	iron" (including zPDT and RD&T) the CPUID "Version code" (which		
36	*	they're now calling the "Environment" field) will be either 00,		
37	*	C1 or D3, whereas on Hercules it will be the value specified on		
38	*	your "CPUVERID xx FORCE" statement (which is C8 for SKEY390Z).		
39	*			*
40	*****			*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				42 **** 43 * 44 ****	LOW CORE	*****
00000000		00000000 00000000	0000307F	46 TEST 47 USING TEST,0		Use absolute addressing
00000000		00000000 00000000		49 ORG TEST+X'00' 50 DC XL4'00080000' 51 DC A(BEGIN)	S/390 Restart new PSW S/390 Restart new PSW S/390 Restart new PSW	
00000008		00000008 00000028	00000028 00000001	53 ORG TEST+X'28' 54 PGMOLD EQU *	S/390 Program old PSW S/390 Program old PSW	
00000028		00000028 00000068		56 ORG TEST+X'68' 57 DC XL4'00080000' 58 DC A(PGMCHK)	S/390 Program new PSW S/390 Program new PSW S/390 Program new PSW	
00000070		00000070 0000008C		60 ORG TEST+X'8C' 61 PGMCODE DC F'0'	Program interrupt code Program interrupt code	
0000008C	00000000			63 PGM_OPERATION_EXCEPTION EQU 64 PGM_SPECIFICATION_EXCEPTION EQU	X'0001' X'0006'	
00000090		00000090 00000150	00000001	66 ORG TEST+X'150' 67 ZPGMOLD EQU *	z/Arch Program OLD PSW z/Arch Program OLD PSW	
00000150		00000150 000001A0		69 ORG TEST+X'1A0' 70 DC XL4'00000001' 71 DC XL4'80000000' 72 DC XL4'00000000' 73 DC A(ZARCH)	z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW z/Arch Restart new PSW	
000001B0		000001B0 000001D0		75 ORG TEST+X'1D0' 76 DC XL4'00000001' 77 DC XL4'80000000' 78 DC XL4'00000000' 79 DC A(ZPGMCHK)	z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW z/Arch Program new PSW	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				81 **** 82 * 83 *	INITIALIZATION	*****	
000001E0		000001E0	00000200	85	ORG TEST+X'200'	Start of test program	
00000200	B202 07C0		000007C0	87 BEGIN 88 * 89 * 90 * 91 * 92 * 93 * 94 *	STIDP CPUID	Save CPU ID (for later test for VM)	
						The below STFL will fail with an Operation Exception on those operating systems that were not written with support for the 'N3' series of instructions (i.e. z/Architecture instructions backported to ESA/390, such as the STFL instruction itself), such as VM/ESA (which doesn't support 'N3' instructions).	
00000204	B2B1 0000		00000000	95	STFL 0	Store Facility List (just for fun)	
00000208	D203 07D0 00C8	000007D0	000000C8	96 STFLPC	MVC STFL390,X'C8'	Save STFL results for posterity	
				98 *		Fall through to begin S/390 mode tests.....	
				100 * 101 * 102 * 103 * 104 * 105 * 106 * 107 * 108 * 109 * 110 * 111 * 112 * 113 * 114 * 115 * 116 * 117 * 118 * 119 * 120 * 121 * 122 *	V	V	V

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				124 **** 125 * SSKE, ISKE, RRBE (390 mode) 126 ****	
0000020E	BF11 095A	0000095A	128	ICM R1,B'0001',=X'1C'	
00000212	5820 0908	00000908	129	L R2,=A((4*_4K)+X'900')	
00000216	B22B 0012		130	SSKE R1,R2	
0000021A	BF11 095B	0000095B	131	ICM R1,B'0001',=X'26'	
0000021E	5820 090C	0000090C	132	L R2,=A((5*_4K)+X'A00')	
00000222	B22B 0012		133	SSKE R1,R2	
00000226	BF11 095C	0000095C	134	ICM R1,B'0001',=X'4E'	
0000022A	5820 0910	00000910	135	L R2,=A((6*_4K)+X'B00')	
0000022E	B22B 0012		136	SSKE R1,R2	
			137 ****		
00000232	5820 0908	00000908	138	L R2,=A((4*_4K)+X'900')	
00000236	B229 0012		139	ISKE R1,R2	
0000023A	BD11 095A	0000095A	140	CLM R1,B'0001',=X'1C'	
0000023E	4770 023F	0000023F	141	BNE *+1	
00000242	5820 090C	0000090C	142	L R2,=A((5*_4K)+X'A00')	
00000246	B229 0012		143	ISKE R1,R2	
0000024A	BD11 095B	0000095B	144	CLM R1,B'0001',=X'26'	
0000024E	4770 024F	0000024F	145	BNE *+1	
00000252	5820 0910	00000910	146	L R2,=A((6*_4K)+X'B00')	
00000256	B229 0012		147	ISKE R1,R2	
0000025A	BD11 095C	0000095C	148	CLM R1,B'0001',=X'4E'	
0000025E	4770 025F	0000025F	149	BNE *+1	
			150 ****		
00000262	5820 0908	00000908	151	L R2,=A((4*_4K)+X'900')	
00000266	B22A 0002		152	RRBE R0,R2	
0000026A	47D0 026B	0000026B	153	BC B'1101',*+1	NOT CC2 = was REF 1, CHG 0
0000026E	5820 090C	0000090C	154	L R2,=A((5*_4K)+X'A00')	
00000272	B22A 0002		155	RRBE R0,R2	
00000276	47E0 0277	00000277	156	BC B'1110',*+1	NOT CC3 = was REF 1, CHG 1
0000027A	5820 0910	00000910	157	L R2,=A((6*_4K)+X'B00')	
0000027E	B22A 0002		158	RRBE R0,R2	
00000282	47E0 0283	00000283	159	BC B'1110',*+1	NOT CC3 = was REF 1, CHG 1
			160 ****		
00000286	5820 0908	00000908	161	L R2,=A((4*_4K)+X'900')	
0000028A	B229 0012		162	ISKE R1,R2	
0000028E	BD11 095D	0000095D	163	CLM R1,B'0001',=X'18'	
00000292	4770 0293	00000293	164	BNE *+1	
00000296	5820 090C	0000090C	165	L R2,=A((5*_4K)+X'A00')	
0000029A	B229 0012		166	ISKE R1,R2	
0000029E	BD11 095E	0000095E	167	CLM R1,B'0001',=X'22'	
000002A2	4770 02A3	000002A3	168	BNE *+1	
000002A6	5820 0910	00000910	169	L R2,=A((6*_4K)+X'B00')	
000002AA	B229 0012		170	ISKE R1,R2	
000002AE	BD11 095F	0000095F	171	CLM R1,B'0001',=X'4A'	
000002B2	4770 02B3	000002B3	172	BNE *+1	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				174 **** 175 * IVSK, TPROT, TB (390 mode) 176 ****
000002B6	BF11 0960	00000960	178	ICM R1,B'0001',=X'6E'
000002BA	5820 0914	00000914	179	L R2,=A((7*_4K)+X'900')
000002BE	B22B 0012		180	SSKE R1,R2
			181	* The below could fail on systems with "ESA/390 Compatibility Mode" installed/enabled, which does not support ESA/390 DAT.
000002C2	B701 08D8	000008D8	183	LCTL R0,R1,CR0_1_39 Configure DAT
000002C6	8000 0961	00000961	184	SSM =X'04' Enable DAT
000002CA	B223 0012		185	SSMPC IVSK R1,R2
000002CE	8000 0962	00000962	186	SSM =X'00' Disable DAT
000002D2	BD11 0963	00000963	187	CLM R1,B'0001',=X'68'
000002D6	4770 02D7	000002D7	188	BNE *+1
			189	*****
000002DA	BF11 0964	00000964	190	SKIPIVSK ICM R1,B'0001',=X'10'
000002DE	5820 0918	00000918	191	L R2,=A(4*_4K)
000002E2	B22B 0012		192	SSKE R1,R2
000002E6	5810 0908	00000908	193	L R1,=A((4*_4K)+X'900')
000002EA	BF21 0964	00000964	194	ICM R2,B'0001',=X'10'
000002EE	E501 1000 2000	00000000	195	TPROT 0(R1),0(R2)
000002F4	4770 02F5	000002F5	196	BC B'0111',*+1 NOT CC0 = FETCH OK, STORE OK
000002F8	BF21 0965	00000965	197	ICM R2,B'0001',=X'20'
000002FC	E501 1000 2000	00000000	198	TPROT 0(R1),0(R2)
00000302	47B0 0303	00000303	199	BC B'1011',*+1 NOT CC1 = FETCH OK, STORE NO
00000306	BF11 095D	0000095D	200	ICM R1,B'0001',=X'18'
0000030A	5820 0918	00000918	201	L R2,=A(4*_4K)
0000030E	B22B 0012		202	SSKE R1,R2
00000312	5810 0918	00000918	203	L R1,=A(4*_4K)
00000316	BF21 0965	00000965	204	ICM R2,B'0001',=X'20'
0000031A	E501 1000 2000	00000000	205	TPROT 0(R1),0(R2)
00000320	47D0 0321	00000321	206	BC B'1101',*+1 NOT CC2 = FETCH NO, STORE NO
			207	* We must skip the 'TB' (Test Block) test if we're running under
			208	* VM or are NOT running under Hercules since neither environment
			209	* has any command to sets block(s) of storage to "unusable".
00000324	95FF 07C0	000007C0	210	CLI CPUID,X'FF' Are we running under VM?
00000328	4780 0350	00000350	211	BE SKIPTB39 Yes, then skip 'TB' tests
0000032C	95C8 07C0	000007C0	212	CLI CPUID,X'C8' Are we running under Hercules?
00000330	4770 0350	00000350	213	BNE SKIPTB39 No, then skip 'TB' tests
00000334	1F00		214	SLR R0,R0 Required by TB instruction
00000336	5820 091C	0000091C	215	L R2,=A((10*_4K)+X'DEF') Requires Herc 'f- A000' cmd
0000033A	B22C 0012		216	TB R1,R2
0000033E	47B0 033F	0000033F	217	BC B'1011',*+1 NOT CC1 = Unusable/BAD block
00000342	1F00		218	SLR R0,R0 Required by TB instruction
00000344	5820 0920	00000920	219	L R2,=A((11*_4K)+X'FED') Requires Herc 'f- B000' cmd
00000348	B22C 0012		220	TB R1,R2
0000034C	47B0 034D	0000034D	221	BC B'1011',*+1 NOT CC1 = Unusable/BAD block
		00000350	222	SKIPTB39 EQU *

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				225 **** 226 * Switch to z/Architecture mode... 227 ****	*****
00000350	1F00			229 SLR R0,R0	Start clean
00000352	4110 0001	00000001		230 LA R1,1	Request z/Arch mode
00000356	1F22			231 SLR R2,R2	Start clean
00000358	1F33			232 SLR R3,R3	Start clean
0000035A	AE02 0012	00000012		234 SIGP R0,R2,X'12'	Request z/Arch mode
0000035E	4780 0370	00000370		235 BE ZARCH	Success! Begin z/Arch tests
00000362	8200 0368	00000368		237 LPSW GOODPSW	No z/Arch? Then we're done!
00000368	000A0000			239 GOODPSW DC 0D'0',XL4'000A0000'	S/390 SUCCESS disabled wait PSW
0000036C	00000000			240 DC A(0)	S/390 SUCCESS disabled wait PSW
00000370	B202 07C0	000007C0		242 ZARCH STIDP CPUID	Save CPU ID (for later test for VM)
00000374	B2B1 0000	00000000		243 STFL 0	Store Facility List (just for fun)
00000378	D203 07D4 00C8	000007D4	000000C8	244 MVC STFLZ,X'C8'	Save STFL results for posterity
0000037E	4100 001F		0000001F	245 LA R0,(L'FACLIST/8)-1	Store Facility List Extended
00000382	B2B0 07D8		000007D8	246 STFLE FACLIST	Store Facility List Extended
				248 *	Fall through to begin z/Architecture mode tests...
				250 *	
				251 *	
				252 *	
				253 *	
				254 *	
				255 *	
				256 *	
				257 *	
				258 *	
				259 *	
				260 *	
				261 *	
				262 *	
				263 *	
				264 *	
				265 *	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				267 **** 268 * SSKE, ISKE, RRBE (z/Arch mode) 269 ****
00000386	BF11 095A	0000095A	271	ICM R1,B'0001',=X'1C'
0000038A	5820 0908	00000908	272	L R2,=A((4*_4K)+X'900')
0000038E	B22B 0012		273	SSKE R1,R2
00000392	BF11 095B	0000095B	274	ICM R1,B'0001',=X'26'
00000396	5820 090C	0000090C	275	L R2,=A((5*_4K)+X'A00')
0000039A	B22B 0012		276	SSKE R1,R2
0000039E	BF11 095C	0000095C	277	ICM R1,B'0001',=X'4E'
000003A2	5820 0910	00000910	278	L R2,=A((6*_4K)+X'B00')
000003A6	B22B 0012		279	SSKE R1,R2
			280 ****	
000003AA	5820 0908	00000908	281	L R2,=A((4*_4K)+X'900')
000003AE	B229 0012		282	ISKE R1,R2
000003B2	BD11 095A	0000095A	283	CLM R1,B'0001',=X'1C'
000003B6	4770 03B7	000003B7	284	BNE *+1
000003BA	5820 090C	0000090C	285	L R2,=A((5*_4K)+X'A00')
000003BE	B229 0012		286	ISKE R1,R2
000003C2	BD11 095B	0000095B	287	CLM R1,B'0001',=X'26'
000003C6	4770 03C7	000003C7	288	BNE *+1
000003CA	5820 0910	00000910	289	L R2,=A((6*_4K)+X'B00')
000003CE	B229 0012		290	ISKE R1,R2
000003D2	BD11 095C	0000095C	291	CLM R1,B'0001',=X'4E'
000003D6	4770 03D7	000003D7	292	BNE *+1
			293 ****	
000003DA	5820 0908	00000908	294	L R2,=A((4*_4K)+X'900')
000003DE	B22A 0002		295	RRBE R0,R2
000003E2	47D0 03E3	000003E3	296	BC B'1101',*+1
000003E6	5820 090C	0000090C	297	L R2,=A((5*_4K)+X'A00')
000003EA	B22A 0002		298	RRBE R0,R2
000003EE	47E0 03EF	000003EF	299	BC B'1110',*+1
000003F2	5820 0910	00000910	300	L R2,=A((6*_4K)+X'B00')
000003F6	B22A 0002		301	RRBE R0,R2
000003FA	47E0 03FB	000003FB	302	BC B'1110',*+1
			303 ****	NOT CC3 = was REF 1, CHG 1
000003FE	5820 0908	00000908	304	L R2,=A((4*_4K)+X'900')
00000402	B229 0012		305	ISKE R1,R2
00000406	BD11 095D	0000095D	306	CLM R1,B'0001',=X'18'
0000040A	4770 040B	0000040B	307	BNE *+1
0000040E	5820 090C	0000090C	308	L R2,=A((5*_4K)+X'A00')
00000412	B229 0012		309	ISKE R1,R2
00000416	BD11 095E	0000095E	310	CLM R1,B'0001',=X'22'
0000041A	4770 041B	0000041B	311	BNE *+1
0000041E	5820 0910	00000910	312	L R2,=A((6*_4K)+X'B00')
00000422	B229 0012		313	ISKE R1,R2
00000426	BD11 095F	0000095F	314	CLM R1,B'0001',=X'4A'
0000042A	4770 042B	0000042B	315	BNE *+1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				317 ****	*****
				318 *	IVSK, TPROT, TB (z/Arch mode)
				319 ****	*****
0000042E	BF11 0960	00000960	321	ICM R1,B'0001',=X'6E'	
00000432	5820 0914	00000914	322	L R2,=A((7*_4K)+X'900')	
00000436	B22B 0012		323	SSKE R1,R2	
0000043A	EB11 08E0 002F	000008E0	324	LCTLG R1,R1,CR1_Z	Configure DAT
00000440	8000 0961	00000961	325	SSM =X'04'	Enable DAT
00000444	B223 0012		326	IVSK R1,R2	
00000448	8000 0962	00000962	327	SSM =X'00'	Disable DAT
0000044C	BD11 0963	00000963	328	CLM R1,B'0001',=X'68'	
00000450	4770 0451	00000451	329	BNE *+1	
			330 ****		
00000454	BF11 0964	00000964	331	ICM R1,B'0001',=X'10'	
00000458	5820 0924	00000924	332	L R2,=A(6*_4K)	
0000045C	B22B 0012		333	SSKE R1,R2	
00000460	5810 0928	00000928	334	L R1,=A((6*_4K)+X'900')	
00000464	BF21 0964	00000964	335	ICM R2,B'0001',=X'10'	
00000468	E501 1000 2000	00000000	336	TPROT 0(R1),0(R2)	
0000046E	4770 046F	0000046F	337	BC B'0111',*+1	NOT CC0 = FETCH OK, STORE OK
00000472	BF21 0965	00000965	338	ICM R2,B'0001',=X'20'	
00000476	E501 1000 2000	00000000	339	TPROT 0(R1),0(R2)	
0000047C	47B0 047D	0000047D	340	BC B'1011',*+1	NOT CC1 = FETCH OK, STORE NO
00000480	BF11 095D	0000095D	341	ICM R1,B'0001',=X'18'	(set fetch protect)
00000484	5820 0924	00000924	342	L R2,=A(6*_4K)	
00000488	B22B 0012		343	SSKE R1,R2	
0000048C	5810 0924	00000924	344	L R1,=A(6*_4K)	
00000490	BF21 0965	00000965	345	ICM R2,B'0001',=X'20'	
00000494	E501 1000 2000	00000000	346	TPROT 0(R1),0(R2)	
0000049A	47D0 049B	0000049B	347	BC B'1101',*+1	NOT CC2 = FETCH NO, STORE NO
			348 *	We must skip the 'TB' (Test Block) test if we're running under	
			349 *	VM or are NOT running under Hercules since neither environment	
			350 *	has any command to sets block(s) of storage to "unusable".	
0000049E	95FF 07C0	000007C0	351	CLI CPUID,X'FF'	Are we running under VM?
000004A2	4780 04CA	000004CA	352	BE SKIPTBZ	Yes, then skip 'TB' tests
000004A6	95C8 07C0	000007C0	353	CLI CPUID,X'C8'	Are we running under Hercules?
000004AA	4770 04CA	000004CA	354	BNE SKIPTBZ	No, then skip 'TB' tests
000004AE	1F00		355	SLR R0,R0	Required by TB instruction
000004B0	5820 091C	0000091C	356	L R2,=A((10*_4K)+X'DEF')	Requires Herc 'f- A000' cmd
000004B4	B22C 0012		357	TB R1,R2	
000004B8	47B0 04B9	000004B9	358	BC B'1011',*+1	NOT CC1 = Unusable/BAD block
000004BC	1F00		359	SLR R0,R0	Required by TB instruction
000004BE	5820 0920	00000920	360	L R2,=A((11*_4K)+X'FED')	Requires Herc 'f- B000' cmd
000004C2	B22C 0012		361	TB R1,R2	
000004C6	47B0 04C7	000004C7	362	BC B'1011',*+1	NOT CC1 = Unusable/BAD block
		000004CA	00000001	363 SKIPTBZ EQU *	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				365 ****	*****	*****
				366 *	SSKE with mask (z/Arch mode)	
				367 ****	*****	*****
000004CA	BF11 0966	00000966	369	ICM R1,B'0001',=X'33'	Low-order X'01' bit s/b ignored	
000004CE	5820 092C	0000092C	370	L R2,=A(_1M-(3*_4K)+7)	(with some low-order bits set too)	
000004D2	4100 0002	00000002	371	LA R0,2	(set CC2...)	
000004D6	8900 001C	0000001C	372	SLL R0,32-4	(shift into proper position)	
000004DA	0400		373	SPM R0	(set Condition Code 2 in PSW)	
000004DC	B22B 1012		374	SSKE R1,R2,SSKE_MB	Now do Multi-block SSKE	
000004E0	47D0 04E1	000004E1	375	BC B'1101',*+1	FAIL if not still CC2!!	
000004E4	5830 0930	00000930	376	L R3,=A(_1M+7)	Check if R2 now has expected value	
000004E8	1523		377	CLR R2,R3	Does it?	
000004EA	4770 04EB	000004EB	378	BNE *+1	FAIL if not	
000004EE	5820 092C	0000092C	379	L R2,=A(_1M-(3*_4K)+7)		
000004F2	B229 0012		380	ISKE R1,R2		
000004F6	BD11 0967	00000967	381	CLM R1,B'0001',=X'32'		
000004FA	4770 04FB	000004FB	382	BNE *+1		
000004FE	5820 0934	00000934	383	L R2,=A(_1M-(2*_4K)+7)		
00000502	B229 0012		384	ISKE R1,R2		
00000506	BD11 0967	00000967	385	CLM R1,B'0001',=X'32'		
0000050A	4770 050B	0000050B	386	BNE *+1		
0000050E	5820 0938	00000938	387	L R2,=A(_1M-(1*_4K)+7)		
00000512	B229 0012		388	ISKE R1,R2		
00000516	BD11 0967	00000967	389	CLM R1,B'0001',=X'32'		
0000051A	4770 051B	0000051B	390	BNE *+1		
0000051E	5820 093C	0000093C	391	L R2,=A(_1M-(0*_4K)+7)		
00000522	B229 0012		392	ISKE R1,R2		
00000526	BD11 0962	00000962	393	CLM R1,B'0001',=X'00'		
0000052A	4770 052B	0000052B	394	BNE *+1		
			395 ****	*****	*****	
0000052E	BF11 0968	00000968	396	ICM R1,B'0001',=X'34'		
00000532	5820 0940	00000940	397	L R2,=A(_1M-(1*_4K))		
00000536	B22B 0012		398	SSKE R1,R2		
0000053A	5820 0940	00000940	399	L R2,=A(_1M-(1*_4K))		
0000053E	B229 0012		400	ISKE R1,R2		
00000542	BD11 0968	00000968	401	CLM R1,B'0001',=X'34'		
00000546	4770 0547	00000547	402	BNE *+1		
0000054A	BF11 0969	00000969	403	ICM R1,B'0001',=X'36'	Ref + Chg	
0000054E	5820 0944	00000944	404	L R2,=A(_1M-(2*_4K))		
00000552	4100 0002	00000002	405	LA R0,2		
00000556	8900 001C	0000001C	406	SLL R0,32-4		
0000055A	0400		407	SPM R0		
0000055C	B22B 5012		408	SSKE R1,R2,SSKE_MB+SSKE_MR	Multi-block MR=1, MC=0	
00000560	47E0 0561	00000561	409	BC B'1110',*+1	NOT CC3 = MB + MR/MC success?	
00000564	5830 0948	00000948	410	L R3,=A(_1M)		
00000568	1523		411	CLR R2,R3		
0000056A	4770 056B	0000056B	412	BNE *+1		
0000056E	5820 0944	00000944	413	L R2,=A(_1M-(2*_4K))		
00000572	B229 0012		414	ISKE R1,R2		
00000576	BD11 0967	00000967	415	CLM R1,B'0001',=X'32'	Should still be X'32' due to	
0000057A	4770 057B	0000057B	416	BNE *+1	MR ignore = same = no change	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
0000057E	5820 0940		00000940	417	L R2,=A(_1M-(1*_4K))
00000582	B229 0012			418	ISKE R1,R2
00000586	BD11 0969		00000969	419	CLM R1,B'0001',=X'36'
0000058A	4770 058B		0000058B	420	BNE *+1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				422 **** 423 * PFMF (z/Arch mode) 424 ****
				426 * UNCONDITIONALLY set all keys (in 2nd 1MB) to X'F4'... 427 * 428 * Since they're all currently X'00' (different from the value 429 * we want) and neither conditional option bit is on (meaning 430 * the decision whether to update the key or not should be done 431 * SOLELY on whether or not the key and fetch bits are already 432 * the value we want them to be or not, i.e. no conditional 433 * reference or change bit ignoring is requested) 434 *
0000058E	5810 08E8	000008E8	435	L R1,PFMF_1 KEY=F4 MR=0 MC=0
00000592	5820 094C	0000094C	436	L R2,=A(2*_1M)
00000596	B9AF 0012		437	PFMF R1,R2
0000059A	5820 094C	0000094C	438	L R2,=A(2*_1M)
0000059E	B229 0012		439	ISKE R1,R2
000005A2	BD11 096A	0000096A	440	CLM R1,B'0001',=X'F4' (spot check)
000005A6	4770 05A7	000005A7	441	BNE *+1
000005AA	5820 0950	00000950	442	L R2,=A(2*_1M+(128*_4K))
000005AE	B229 0012		443	ISKE R1,R2
000005B2	BD11 096A	0000096A	444	CLM R1,B'0001',=X'F4' (spot check)
000005B6	4770 05B7	000005B7	445	BNE *+1
000005BA	5820 0954	00000954	446	L R2,=A(2*_1M+_1M-1)
000005BE	B229 0012		447	ISKE R1,R2
000005C2	BD11 096A	0000096A	448	CLM R1,B'0001',=X'F4' (spot check)
000005C6	4770 05C7	000005C7	449	BNE *+1
			450 *	
			451 *	Now set them all to X'F2' by specifying the option to ignore 452 * any differences in the reference bit and only update the key 453 * if the CHANGE bit is different from what we want (since the 454 * key and fetch bits are already what we want) 455 *
000005CA	5810 08EC	000008EC	456	L R1,PFMF_2 KEY=F2 MR=1 MC=0
000005CE	5820 094C	0000094C	457	L R2,=A(2*_1M)
000005D2	B9AF 0012		458	PFMF R1,R2
000005D6	5820 094C	0000094C	459	L R2,=A(2*_1M)
000005DA	B229 0012		460	ISKE R1,R2
000005DE	BD11 096B	0000096B	461	CLM R1,B'0001',=X'F2' (spot check)
000005E2	4770 05E3	000005E3	462	BNE *+1
000005E6	5820 0950	00000950	463	L R2,=A(2*_1M+(128*_4K))
000005EA	B229 0012		464	ISKE R1,R2
000005EE	BD11 096B	0000096B	465	CLM R1,B'0001',=X'F2' (spot check)
000005F2	4770 05F3	000005F3	466	BNE *+1
000005F6	5820 0954	00000954	467	L R2,=A(2*_1M+_1M-1)
000005FA	B229 0012		468	ISKE R1,R2
000005FE	BD11 096B	0000096B	469	CLM R1,B'0001',=X'F2' (spot check)
00000602	4770 0603	00000603	470	BNE *+1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				472 *	
				473 *	Finally, set them all back to X'F4' again by specifying the
				474 *	option to ignore any differences in the change bit and only
				475 *	update the key if the REFERENCE bit is different from what
				476 *	we want.
				477 *	
00000606	5810 08F0	000008F0	478	L R1,PFMF_3	KEY=F4 MR=0 MC=1
0000060A	5820 094C	0000094C	479	L R2,=A(2*_1M)	
0000060E	B9AF 0012		480	PFMF R1,R2	
00000612	5820 094C	0000094C	481	L R2,=A(2*_1M)	
00000616	B229 0012		482	ISKE R1,R2	
0000061A	BD11 096A	0000096A	483	CLM R1,B'0001',=X'F4'	(spot check)
0000061E	4770 061F	0000061F	484	BNE *+1	
00000622	5820 0950	00000950	485	L R2,=A(2*_1M+(128*_4K))	
00000626	B229 0012		486	ISKE R1,R2	
0000062A	BD11 096A	0000096A	487	CLM R1,B'0001',=X'F4'	(spot check)
0000062E	4770 062F	0000062F	488	BNE *+1	
00000632	5820 0954	00000954	489	L R2,=A(2*_1M+_1M-1)	
00000636	B229 0012		490	ISKE R1,R2	
0000063A	BD11 096A	0000096A	491	CLM R1,B'0001',=X'F4'	(spot check)
0000063E	4770 063F	0000063F	492	BNE *+1	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				494 **** 495 * IRBM, RRBM (z/Arch mode) 496 ****	
				498 * We must skip IRBM and RRBM tests if we're running under VM due to 499 * unreliability under z/VM. Refer to the PROGRAMMING NOTES for the 500 * IRBM, ISKE, RRBE and RRBM instructions on page 10-30, 10-31, 10-119 501 * and 10-120 of the SA22-7832-12 Principles of Operation manual where 502 * it clearly states in no uncertain terms that the results of these 503 * instructions are, amazingly, UNRELIABLE! 504 *	
				505 * When the instruction is executed NATIVELY by Hercules, it ensures 506 * the results are always consistent and reliable, but when z/VM 507 * intercepts and simulates the instruction itself, the results are 508 * unfortunately ALWAYS completely and totally inaccurate! (WTF?!)	
00000642	95FF 07C0	000007C0	510	CLI CPUID,X'FF'	Are we running under VM?
00000646	4780 0694	00000694	511	BE SKIPRRBM	Yes, then skip both tests
0000064A	9140 07EA	000007EA	513	TM FACLIST+IRBMBYT,IRBMBIT	Is facility available?
0000064E	4780 0668	00000668	514	BZ SKIPIRBM	No, then skip this test
00000652	B90B 0011		515	SLGR R1,R1	
00000656	5820 094C	0000094C	516	L R2,=A(2*_1M)	
0000065A	B9AC 0012		517	IRBM R1,R2	
0000065E	E310 08F8 0020	000008F8	518	CG R1,=XL8'FFFFFFFFFFFFFF'	
00000664	4770 0665	00000665	519	BNE *+1	
			521 * For some odd reason, z/VM never indicates to the guest that the 522 * RRBM facility is available even when it actually is! That is to say, 523 * when the RRBM facility actually *IS* available to the host (i.e. to 524 * z/VM itself), z/VM always lies to the guest and tells it that it's 525 * *NOT* available! (WTF?!)		
00000668	9120 07E0	000007E0	527	SKIPIRBM TM FACLIST+RRBMBYT,RRBMBIT	Is facility available?
0000066C	4780 0694	00000694	528	BZ SKIPRRBM	No, then skip this test
00000670	B90B 0011		529	SLGR R1,R1	
00000674	5820 094C	0000094C	530	L R2,=A(2*_1M)	
00000678	B9AE 0012		531	RRBM R1,R2	
0000067C	E310 08F8 0020	000008F8	532	CG R1,=XL8'FFFFFFFFFFFFFF'	
00000682	4770 0683	00000683	533	BNE *+1	
00000686	B9AE 0012		534	RRBM R1,R2	
0000068A	E310 0900 0020	00000900	535	CG R1,=XL8'0000000000000000'	
00000690	4770 0691	00000691	536	BNE *+1	
		00000694	00000001	537 SKIPRRBM EQU *	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
					540 **** 541 **** 542 **** 543 **** E N D O F A L L T E S T S **** 544 **** 545 **** 546 ****
00000694	B2B2 0698	00000698	548	LPSWE GOODPSWZ	Load SUCCESS disabled wait PSW
00000698	00020001	550	GOODPSWZ DC	0D'0',XL4'00020001'	z/Arch SUCCESS disabled wait PSW
0000069C	80000000	551	DC	XL4'80000000'	z/Arch SUCCESS disabled wait PSW
000006A0	00000000	552	DC	XL4'00000000'	z/Arch SUCCESS disabled wait PSW
000006A4	00000000	553	DC	A(0)	z/Arch SUCCESS disabled wait PSW
000006A8	B2B2 06B0	000006B0	555 FAILZ 556 * 557 *	LPSWE FAILPSWZ	Load FAILURE disabled wait PSW (currently unused but available for future debugging purposes)
000006B0	00020001	559	FAILPSWZ DC	0D'0',XL4'00020001'	z/Arch FAILURE disabled wait PSW
000006B4	80000000	560	DC	XL4'80000000'	z/Arch FAILURE disabled wait PSW
000006B8	00000000	561	DC	XL4'00000000'	z/Arch FAILURE disabled wait PSW
000006BC	EEEEEEEEE	562	DC	XL4'EEEEEEEEE'	z/Arch FAILURE disabled wait PSW

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				564 ****	*****	*****	*****
				565 *	*****	ESA/390 PROGRAM CHECK ROUTINE	*****
				566 ****	*****	*****	*****
000006C0	5010 07C8		000007C8	568 PGMCHK	ST	R1,SAVER1	Save original R1
000006C4	4110 0720		00000720	569 LA		R1,OKPGMS	R1 --> Expected PGMCHKs table
000006C8	9101 002F		0000002F	571 TM		PGMOLD+8-1,X'01'	Test failure? (odd branch address?)
000006CC	4780 06E4		000006E4	572 BZ		PGMTAB	No, something else; check table
000006D0	5810 002C		0000002C	574 L		R1,PGMOLD+4	Yes, get program check address
000006D4	4B10 0958		00000958	575 SH		R1,=H'5'	Backup to failing branch instruction
000006D8	5010 002C		0000002C	576 ST		R1,PGMOLD+4	Put back into PGM OLD PSW
000006DC	47F0 0714		00000714	577 B		PGMFAIL	Go load disabled wait PSW
000006E0	4110 100C		0000000C	579 PGMNEXT	LA	R1,12(,R1)	Bump to next entry
000006E4	D50B 1000 096C	00000000	0000096C	580 PGMTAB	CLC	0(12,R1),=12X'00'	End of table?
000006EA	4780 0714		00000714	581 BE		PGMFAIL	Yes, bonafide program check!
000006EE	D501 1000 008E	00000000	0000008E	582 CLC		0(2,R1),PGMCODE+2	Expected Program Interrupt Code?
000006F4	4770 06E0		000006E0	583 BNE		PGMNEXT	No, try next entry
000006F8	D503 1004 002C	00000004	0000002C	584 CLC		4(4,R1),PGMOLD+4	Expected Program Interrupt Address?
000006FE	4770 06E0		000006E0	585 BNE		PGMNEXT	No, try next entry
00000702	D203 002C 1008	0000002C	00000008	587 MVC		PGMOLD+4(4),8(R1)	Yes! Move continue address into PSW
00000708	94FB 0028		00000028	588 NI		PGMOLD,X'FF'-X'04'	Turn off DAT in case it's on
0000070C	5810 07C8		000007C8	589 L		R1,SAVER1	Restore original R1
00000710	8200 0028		00000028	590 LPSW		PGMOLD	Ignore the crash and continue
00000714	9602 0029		00000029	592 PGMFAIL	OI	PGMOLD+1,X'02'	Convert to disabled wait PSW
00000718	5810 07C8		000007C8	593 L		R1,SAVER1	Restore original R1
0000071C	8200 0028		00000028	594 LPSW		PGMOLD	Load disabled wait crash PSW
				596 ****	*****	*****	*****
				597 *	*****	Table of allowable program checks...	*****
				598 ****	*****	*****	*****
00000720				600 OKPGMS	DC	0D'0'	
00000720	00010001 00000208			601	DC	2AL2(PGM_OPERATION_EXCEPTION),A(STFLPC),A(STFLPC)	
0000072C	00060006 000002CA			602	DC	2AL2(PGM_SPECIFICATION_EXCEPTION),A(SSMPC),A(SKIPIVSK)	
00000738	00000000 00000000			603	DC	2AL2(0),A(0),A(0) End of table	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				605 ****	*****	*****	*****
				606 *	z/Architecture PROGRAM CHECK ROUTINE		
				607 ****	*****	*****	*****
00000744	E310 07C8 0024	000007C8	609	ZPGMCHK	STG R1,SAVER1	Save original R1	
0000074A	4110 07B0	000007B0	610	LA	R1,ZOKPGMS	R1 --> Expected PGMCHKs table	
0000074E	9101 015F	0000015F	612	TM	ZPGMOLD+16-1,X'01'	Test failure? (odd branch address?)	
00000752	4780 076A	0000076A	613	BZ	ZPGMTAB	No, something else; check table	
00000756	5810 015C	0000015C	615	L	R1,ZPGMOLD+12	Yes, get program check address	
0000075A	4B10 0958	00000958	616	SH	R1,=H'5'	Backup to failing branch instruction	
0000075E	5010 015C	0000015C	617	ST	R1,ZPGMOLD+12	Put back into PGM OLD PSW	
00000762	47F0 079C	0000079C	618	B	ZPGMFAIL	Go load disabled wait PSW	
00000766	4110 100C	0000000C	620	ZPGMNEXT	LA R1,12(,R1)	Bump to next entry	
0000076A	D50B 1000 096C	00000000	0000096C	621	ZPGMTAB CLC 0(12,R1),=12X'00'	End of table?	
00000770	4780 079C	0000079C	622	BE	ZPGMFAIL	Yes, bonafide program check!	
00000774	D501 1000 008E	00000000	0000008E	623	CLC 0(2,R1),PGMCODE+2	Expected Program Interrupt Code?	
0000077A	4770 0766	00000766	624	BNE	ZPGMNEXT	No, try next entry	
0000077E	D503 1004 015C	00000004	0000015C	625	CLC 4(4,R1),ZPGMOLD+12	Expected Program Interrupt Address?	
00000784	4770 0766	00000766	626	BNE	ZPGMNEXT	No, try next entry	
00000788	D203 015C 1008	0000015C	00000008	628	MVC ZPGMOLD+12(4),8(R1)	Yes! Move continue address into PSW	
0000078E	94FB 0150	00000150	629	NI	ZPGMOLD,X'FF'-X'04'	Turn off DAT in case it's on	
00000792	E310 07C8 0004	000007C8	630	LG	R1,SAVER1	Restore original R1	
00000798	B2B2 0150	00000150	631	LPSWE	ZPGMOLD	Ignore the crash and continue	
0000079C	9602 0151	00000151	633	ZPGMFAIL OI	ZPGMOLD+1,X'02'	Convert to disabled wait PSW	
000007A0	E310 07C8 0004	000007C8	634	LG	R1,SAVER1	Restore original R1	
000007A6	B2B2 0150	00000150	635	LPSWE	ZPGMOLD	Load disabled wait crash PSW	
				637 ****	*****	*****	*****
				638 *	Table of allowable program checks...		
				639 ****	*****	*****	*****
000007B0	00000000 00000000		641	ZOKPGMS DC	0D'0'		
000007B0			642	DC	2AL2(0),A(0),A(0)	End of table	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				644 ****	*****	*****
				645 *	Working storage	
				646 ****	*****	*****
		00001000	00000001	648 _4K EQU 4096	Constant 4K	
		00100000	00000001	649 _1M EQU (1024*1024)	Constant 1M	
		650 *				
000007C0	00000000 00000000			651 CPUID DC D'0'	CPU Identification	
000007C8	00000000 00000000			652 SAVER1 DC D'0'	Saved original R1 value	
000007D0	99999999			653 STFL390 DC XL4'99999999'	Saved S/390 STFL results	
000007D4	99999999			654 STFLZ DC XL4'99999999'	Saved z/Arch STFL results	
000007D8	99999999 99999999			656 FACLIST DC 0XL256'00',256X'99'	Extended Facilities List...	
		00000008	00000001	658 RRBMBYT EQU X'08'	Facility 66 byte (RRBM instruction)	
		00000020	00000001	659 RRBMBIT EQU X'20'	Facility 66 bit	
		00000012	00000001	660 IRBMBYT EQU X'12'	Facility 145 byte (IRBM instruction)	
		00000040	00000001	661 IRBMBIT EQU X'40'	Facility 145 bit	
000008D8	00B00000 00001000			663 CR0_1_39 DC 0F'0',XL4'00B00000',A(SEGTAB39)	ESA/390 ASD	
000008E0	00000000 00002000			664 CR1_Z DC 0D'0',A(0),A(SEGTABZ)	z/Arch. ASD	
000008E8	000210F4			666 PFMF_1 DC A(PFMF_SK+PFMF_1M+X'F4')		
000008EC	000214F2			667 PFMF_2 DC A(PFMF_SK+PFMF_1M+PFMF_MR+X'F2')		
000008F0	000212F4			668 PFMF_3 DC A(PFMF_SK+PFMF_1M+PFMF_MC+X'F4')		
		00020000	00000001	670 PFMF_SK EQU X'00020000'	Set the storage key	
		00010000	00000001	671 PFMF_CF EQU X'00010000'	Zero page frame too	
		00000000	00000001	673 PFMF_4K EQU X'00000000'	Process just one single 4K page	
		00001000	00000001	674 PFMF_1M EQU X'00001000'	Process 1MB frame of 4K pages	
		00000400	00000001	676 PFMF_MR EQU X'00000400'	Don't compare Reference bits	
		00000200	00000001	677 PFMF_MC EQU X'00000200'	Don't compare Change bits	
		00000004	00000001	679 SSKE_MR EQU X'04'	Reference Bit Update Mask	
		00000002	00000001	680 SSKE_MC EQU X'02'	Change Bit Update Mask	
		00000001	00000001	681 SSKE_MB EQU X'01'	Multiple Blocks Option	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
000008F8			683	LTORG ,
000008F8	FFFFFFF FFFFFFFF		684	=XL8'FFFFFFFFFFFFFF'
00000900	00000000 00000000		685	=XL8'0000000000000000'
00000908	00004900		686	=A((4*_4K)+X'900')
0000090C	00005A00		687	=A((5*_4K)+X'A00')
00000910	00006B00		688	=A((6*_4K)+X'B00')
00000914	00007900		689	=A((7*_4K)+X'900')
00000918	00004000		690	=A(4*_4K)
0000091C	0000ADEF		691	=A((10*_4K)+X'DEF')
00000920	0000BFED		692	=A((11*_4K)+X'FED')
00000924	00006000		693	=A(6*_4K)
00000928	00006900		694	=A((6*_4K)+X'900')
0000092C	000FD007		695	=A(_1M-(3*_4K)+7)
00000930	00100007		696	=A(_1M+7)
00000934	000FE007		697	=A(_1M-(2*_4K)+7)
00000938	000FF007		698	=A(_1M-(1*_4K)+7)
0000093C	00100007		699	=A(_1M-(0*_4K)+7)
00000940	000FF000		700	=A(_1M-(1*_4K))
00000944	000FE000		701	=A(_1M-(2*_4K))
00000948	00100000		702	=A(_1M)
0000094C	00200000		703	=A(2*_1M)
00000950	00280000		704	=A(2*_1M+(128*_4K))
00000954	002FFFFF		705	=A(2*_1M+_1M-1)
00000958	0005		706	=H'5'
0000095A	1C		707	=X'1C'
0000095B	26		708	=X'26'
0000095C	4E		709	=X'4E'
0000095D	18		710	=X'18'
0000095E	22		711	=X'22'
0000095F	4A		712	=X'4A'
00000960	6E		713	=X'6E'
00000961	04		714	=X'04'
00000962	00		715	=X'00'
00000963	68		716	=X'68'
00000964	10		717	=X'10'
00000965	20		718	=X'20'
00000966	33		719	=X'33'
00000967	32		720	=X'32'
00000968	34		721	=X'34'
00000969	36		722	=X'36'
0000096A	F4		723	=X'F4'
0000096B	F2		724	=X'F2'
0000096C	00000000 00000000		725	=12X'00'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				727 **** 728 * 390 DAT tables 729 ****
00000978		00000978	00001000	731 ORG TEST+X'1000'
00001000	00001800			733 SEGTAB39 DC A(PAGTAB39)
00001004	00000020	00000020		734 DC 15XL4'00000020'
00001040		00001040	00001800	736 ORG TEST+X'1800'
00001800	00000000			738 PAGTAB39 DC A(0*_4K)
00001804	00001000			739 DC A(1*_4K)
00001808	00002000			740 DC A(2*_4K)
0000180C	00003000			741 DC A(3*_4K)
00001810	00004000			742 DC A(4*_4K)
00001814	00005000			743 DC A(5*_4K)
00001818	00006000			744 DC A(6*_4K)
0000181C	00007000			745 DC A(7*_4K)
00001820	00008000			746 DC A(8*_4K)
00001824	00009000			747 DC A(9*_4K)
00001828	0000A000			748 DC A(10*_4K)
0000182C	0000B000			749 DC A(11*_4K)
00001830	0000C000			750 DC A(12*_4K)
00001834	0000D000			751 DC A(13*_4K)
00001838	0000E000			752 DC A(14*_4K)
0000183C	0000F000			753 DC A(15*_4K)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				755 **** 756 * z/Arch DAT tables 757 ****
00001840		00001840	00002000	759 ORG TEST+X'2000'
00002000	00000000 00003000			761 SEGTABZ DC AD(PAGTABZ)
00002008	00000000 00000020			762 DC 511AD(X'20')
00003000		00003000	00003000	764 ORG TEST+X'3000'
00003000	00000000 00000000			766 PAGTABZ DC AD(0*_4K)
00003008	00000000 00001000			767 DC AD(1*_4K)
00003010	00000000 00002000			768 DC AD(2*_4K)
00003018	00000000 00003000			769 DC AD(3*_4K)
00003020	00000000 00004000			770 DC AD(4*_4K)
00003028	00000000 00005000			771 DC AD(5*_4K)
00003030	00000000 00006000			772 DC AD(6*_4K)
00003038	00000000 00007000			773 DC AD(7*_4K)
00003040	00000000 00008000			774 DC AD(8*_4K)
00003048	00000000 00009000			775 DC AD(9*_4K)
00003050	00000000 0000A000			776 DC AD(10*_4K)
00003058	00000000 0000B000			777 DC AD(11*_4K)
00003060	00000000 0000C000			778 DC AD(12*_4K)
00003068	00000000 0000D000			779 DC AD(13*_4K)
00003070	00000000 0000E000			780 DC AD(14*_4K)
00003078	00000000 0000F000			781 DC AD(15*_4K)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
783 **** Register equates ****				
784 * Register equates				
785 **** Register equates ****				
		00000000	00000001	787 R0 EQU 0
		00000001	00000001	788 R1 EQU 1
		00000002	00000001	789 R2 EQU 2
		00000003	00000001	790 R3 EQU 3
		00000004	00000001	791 R4 EQU 4
		00000005	00000001	792 R5 EQU 5
		00000006	00000001	793 R6 EQU 6
		00000007	00000001	794 R7 EQU 7
		00000008	00000001	795 R8 EQU 8
		00000009	00000001	796 R9 EQU 9
		0000000A	00000001	797 R10 EQU 10
		0000000B	00000001	798 R11 EQU 11
		0000000C	00000001	799 R12 EQU 12
		0000000D	00000001	800 R13 EQU 13
		0000000E	00000001	801 R14 EQU 14
		0000000F	00000001	802 R15 EQU 15
		804		END

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
=A((5*_4K)+X'A00')	A	00090C	4	687 132 142 154 165 275 285 297 308	
=A((6*_4K)+X'900')	A	000928	4	694 334	
=A((6*_4K)+X'B00')	A	000910	4	688 135 146 157 169 278 289 300 312	
=A((7*_4K)+X'900')	A	000914	4	689 179 322	
=A(2*_1M)	A	00094C	4	703 436 438 457 459 479 481 516 530	
=A(2*_1M+(128*_4K))	A	000950	4	704 442 463 485	
=A(2*_1M+_1M-1)	A	000954	4	705 446 467 489	
=A(4*_4K)	A	000918	4	690 191 201 203	
=A(6*_4K)	A	000924	4	693 332 342 344	
=A(_1M)	A	000948	4	702 410	
=A(_1M+7)	A	000930	4	696 376	
=A(_1M-(0*_4K)+7)	A	00093C	4	699 391	
=A(_1M-(1*_4K))	A	000940	4	700 397 399 417	
=A(_1M-(1*_4K)+7)	A	000938	4	698 387	
=A(_1M-(2*_4K))	A	000944	4	701 404 413	
=A(_1M-(2*_4K)+7)	A	000934	4	697 383	
=A(_1M-(3*_4K)+7)	A	00092C	4	695 370 379	
=H'5'	H	000958	2	706 575 616	
=X'00'	X	000962	1	715 186 327 393	
=X'04'	X	000961	1	714 184 325	
=X'10'	X	000964	1	717 190 194 331 335	
=X'18'	X	00095D	1	710 163 200 306 341	
=X'1C'	X	00095A	1	707 128 140 271 283	
=X'20'	X	000965	1	718 197 204 338 345	
=X'22'	X	00095E	1	711 167 310	
=X'26'	X	00095B	1	708 131 144 274 287	
=X'32'	X	000967	1	720 381 385 389 415	
=X'33'	X	000966	1	719 369	
=X'34'	X	000968	1	721 396 401	
=X'36'	X	000969	1	722 403 419	
=X'4A'	X	00095F	1	712 171 314	
=X'4E'	X	00095C	1	709 134 148 277 291	
=X'68'	X	000963	1	716 187 328	
=X'6E'	X	000960	1	713 178 321	
=X'F2'	X	00096B	1	724 461 465 469	
=X'F4'	X	00096A	1	723 440 444 448 483 487 491	
=XL8'0000000000000000'	X	000900	8	685 535	
=XL8'FFFFFFFFFFFF'	X	0008F8	8	684 518 532	

MACRO DEFN REFERENCES

No defined macros

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image	IMAGE	12416	0000-307F	0000-307F
Region		12416	0000-307F	0000-307F
CSECT	TEST	12416	0000-307F	0000-307F

STMT	FILE NAME
1	c:\Users\Fish\Documents\Visual Studio 2008\Projects\MyProjects\ASMA-0\skey390z\skey390z.asm
** NO ERRORS FOUND **	