

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
2				*****
3	*			
4	*			Zvector E7 instruction tests for VRR-a encoded:
5	*			
6	*			E7D8 VTM - Vector Test Under Mask
7	*			
8	*			James Wekel January 2025
9				*****
11				*****
12	*			
13	*			basic instruction tests
14	*			
15				*****
16	*			This program tests proper functioning of the z/arch E7 VRR-a
17	*			Vector Test Under Mask instruction.
18	*			Exceptions are not tested.
19	*			
20	*			PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
21	*			obvious coding errors. None of the tests are thorough. They are
22	*			NOT designed to test all aspects of any of the instructions.
23	*			
24				*****
25	*			
26	*			*Testcase zvector-e7-05-VM
27	*			
28	*			Zvector E7 instruction tests for VRR-a encoded:
29	*			
30	*			E7D8 VTM - Vector Test Under Mask
31	*			
32	*			# -----
33	*			# This tests only the basic function of the instruction.
34	*			# Exceptions are NOT tested.
35	*			# -----
36	*			
37	*	mainsize	2	
38	*	numcpu	1	
39	*	sysclear		
40	*	archlvl	z/Arch	
41	*			
42	*	loadcore	"\$(testpath)/zvector-e7-05-VM core"	0x0
43	*			
44	*	diag8cmd	enable	# (needed for messages to Hercules console)
45	*	runtest	10	#
46	*	diag8cmd	disable	# (reset back to default)
47	*			
48	*	Done		
49	*			
50	*			
51				*****

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
53				*****
54	*			FCHECK Macro - Is a Facility Bit set?
55	*			
56	*			If the facility bit is NOT set, an message is issued and
57	*			the test is skipped.
58	*			
59	*			Fcheck uses R0, R1 and R2
60	*			
61	* eg.			FCHECK 134, 'vector-packed-decimal'
62				*****
63				MACRO
64				FCHECK &BITNO, &NOTSETMSG
65	. *			&BITNO : facility bit number to check
66	. *			&NOTSETMSG : 'facility name'
67	LCLA	&FBBYTE		Facility bit in Byte
68	LCLA	&FBBIT		Facility bit within Byte
69				
70	LCLA	&L(8)		
71	&L(1)	SetA	128, 64, 32, 16, 8, 4, 2, 1	bit positions within byte
72				
73	&FBBYTE	SETA	&BITNO/8	
74	&FBBIT	SETA	&L((&BITNO-(&FBBYTE*8))+1)	
75	. *	MNOTE	0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
76				
77	B	X&SYSNDX		
78	*			
79	*			Fcheck data area skip message
80	SKT&SYSNDX DC	C'	Skipping tests:	'
81	DC	C&NOTSETMSG		
82	DC	C'	(bit &BITNO) is not installed.	'
83	SKL&SYSNDX EQU	*- SKT&SYSNDX		
84	*			facility bits
85	DS	FD		gap
86	FB&SYSNDX DS	4FD		
87	DS	FD		gap
88	*			
89	X&SYSNDX EQU	*		
90	LA	R0, ((X&SYSNDX- FB&SYSNDX)/8)-1		
91	STFLE	FB&SYSNDX		get facility bits
92				
93	XGR	R0, R0		
94	IC	R0, FB&SYSNDX+&FBBYTE		get fbit byte
95	N	R0, =F' &FBBIT'		is bit set?
96	BNZ	XC&SYSNDX		
97	*			
98	*		facility bit not set, issue message and exit	
99	*			
100	LA	R0, SKL&SYSNDX		message length
101	LA	R1, SKT&SYSNDX		message address
102	BAL	R2, MSG		
103				
104	B	EOJ		
105	XC&SYSNDX EQU	*		
106	MEND			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				108 **** 109 * Low core PSWs 110 ****	*****
00000000		00000000 00000000	0000179B	111 ZVE7TST START 0 112 USING ZVE7TST, R0	Low core addressability
		00000000 00000000	00000140	113 114 SVOLDPSW EQU ZVE7TST+X'140'	z/Arch Supervisor call old PSW
00000000		00000000 000001A0	116	ORG	ZVE7TST+X'1A0'
000001A0	00000001 80000000	00000000 000001A0	117	DC	X'0000000180000000'
000001A8	00000000 00000200		118	DC	AD(BEGIN)
000001B0		000001B0 000001D0	120	ORG	ZVE7TST+X'1D0'
000001D0	00020001 80000000	00000000 00000200	121	DC	X'0002000180000000'
000001D8	00000000 0000DEAD		122	DC	AD(X' DEAD')
000001E0		000001E0 00000200	124	ORG	ZVE7TST+X'200'
					Start of actual test program..
				126 **** 127 * The actual "ZVE7TST" program itself... 128 ****	*****
				129 * 130 * Architecture Mode: z/Arch 131 * Register Usage:	
				132 * 133 * R0 (work) 134 * R1-4 (work)	
				135 * R5 Testing control table - current test base 136 * R6-R7 (work)	
				137 * R8 First base register 138 * R9 Second base register 139 * R10 Third base register 140 * R11 E7TEST call return	
				141 * R12 E7TESTS register 142 * R13 (work) 143 * R14 Subroutine call 144 * R15 Secondary Subroutine call or work	
				145 * 146 ****	*****
00000200		00000200	148	USING BEGIN, R8	FIRST Base Register
00000200		00001200	149	USING BEGIN+4096, R9	SECOND Base Register
00000200		00002200	150	USING BEGIN+8192, R10	THIRD Base Register
00000200	0580		152 BEGIN	BALR R8, 0	Initialize FIRST base register
00000202	0680		153	BCTR R8, 0	Initialize FIRST base register
00000204	0680		154	BCTR R8, 0	Initialize FIRST base register
00000206	4190 8800	00000800	156	LA R9, 2048(, R8)	Initialize SECOND base register
0000020A	4190 9800	00000800	157	LA R9, 2048(, R9)	Initialize SECOND base register
			158		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
0000020E	41A0 9800		00000800	159 LA R10, 2048(, R9)	Initialize THIRD base register	
00000212	41A0 A800		00000800	160 LA R10, 2048(, R10)	Initialize THIRD base register	
				161		
00000216	B600 82BC		000004BC	162 STCTL R0, R0, CTLR0	Store CRO to enable AFP	
0000021A	9604 82BD		000004BD	163 OI CTLR0+1, X'04'	Turn on AFP bit	
0000021E	9602 82BD		000004BD	164 OI CTLR0+1, X'02'	Turn on Vector bit	
00000222	B700 82BC		000004BC	165 LCTL R0, R0, CTLR0	Reload updated CRO	
				166		
				167 *****		
				168 * Is z/Architecture vector facility installed (bit 129)		
				169 *****		
				170		
00000226	47F0 80A8		000002A8	171 FCHECK 129, 'z/Architecture vector facility'		
				172+ B X0001		
				173+*	Fcheck data area	
				174+*	skip message	
0000022A	40404040 E2928997			175+SKT0001 DC C' Skipping tests: '		
0000023E	A961C199 838889A3			176+ DC C' z/Architecture vector facility'		
0000025C	404D8289 A340F1F2			177+ DC C' (bit 129) is not installed.'		
		0000004E	00000001	178+SKL0001 EQU *- SKT0001		
				179+*	facility bits	
00000278	00000000 00000000			180+ DS FD	gap	
00000280	00000000 00000000			181+FB0001 DS 4FD		
000002A0	00000000 00000000			182+ DS FD	gap	
				183+*		
		000002A8	00000001	184+X0001 EQU *		
000002A8	4100 0004		00000004	185+ LA R0, ((X0001-FB0001)/8)-1		
000002AC	B2B0 8080		00000280	186+ STFLE FB0001	get facility bits	
000002B0	B982 0000			187+ XGR R0, R0		
000002B4	4300 8090		00000290	188+ IC R0, FB0001+16	get fbit byte	
000002B8	5400 82C4		000004C4	189+ N R0, =F'64'	is bit set?	
000002BC	4770 80D0		000002D0	190+ BNZ XC0001		
				191+*		
				192+* facility bit not set, issue message and exit		
				193+*		
000002C0	4100 004E		0000004E	194+ LA R0, SKL0001	message length	
000002C4	4110 802A		0000022A	195+ LA R1, SKT0001	message address	
000002C8	4520 81D8		000003D8	196+ BAL R2, MSG		
000002CC	47F0 82A0		000004A0	197+ B EOJ		
		000002D0	00000001	198+XC0001 EQU *		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				200 **** 201 *	Do tests in the E7TESTS table	*****
				202 ***** 203 *****		*****
000002D0	58C0 82C8		000004C8	204 L R12, =A(E7TESTS)	get table of test addresses	
				205		
000002D4	5850 C000		000002D4	206 NEXTE7 EQU *	get test address	
000002D8	1255			207 L R5, 0(0, R12)	have a test?	
000002DA	4780 818E			208 LTR R5, R5		
				209 BZ ENDTEST	done?	
				210		
000002DE			00000000	211 USING E7TEST, R5		
				212		
000002DE	4800 5004			213 LH R0, TNUM	save current test number	
000002E2	5000 8E04			214 ST R0, TESTING	for easy reference	
				215		
000002E6	58B0 5000		00000000	216 L R11, TSUB	get address of test routine	
000002EA	05BB			217 BALR R11, R11	do test	
				218		
000002EC	E310 5008 0076		00000008	219 LB R1, CCMASK	(failure CC mask)	
000002F2	8910 0004		00000004	220 SLL R1, 4	(shift to BC instr CC position)	
000002F6	4410 8102		00000302	221 EX R1, TESTCC	fail if...	
				222		
000002FA	41C0 C004		00000004	223 LA R12, 4(0, R12)	next test address	
000002FE	47F0 80D4		000002D4	224 B NEXTE7		
				225		
00000302	4700 8106		00000306	226 TESTCC BC 0, CCMSG	(unexpected condition code?)	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				228 ****		
				229 * cc was not as expected		
		00000306	00000001	230 ****		
				231 CCMMSG EQU *		
				232 *		
				233 * extract CC from extracted PSW		
				234 *		
00000306	5810 500C		0000000C	235 L R1, CCPSW		
0000030A	8810 000C		0000000C	236 SRL R1, 12		
0000030E	5410 82CC		000004CC	237 N R1, =XL4' 3'		
00000312	4210 5014		00000014	238 STC R1, CCFOUND	save cc	
				239 *		
				240 * FILL IN MESSAGE		
				241 *		
00000316	4820 5004		00000004	242 LH R2, TNUM	get test number and convert	
0000031A	4E20 8E89		00001089	243 CVD R2, DECNUM		
0000031E	D211 8E73 8E5D	00001073	0000105D	244 MVC PRT3, EDIT		
00000324	DE11 8E73 8E89	00001073	00001089	245 ED PRT3, DECNUM		
0000032A	D202 8E18 8E80	00001018	00001080	246 MVC CCPRTNUM(3), PRT3+13	fill in message with test #	
				247		
00000330	D207 8E35 5015	00001035	00000015	248 MVC CCPRTNAME, OPNAME	fill in message with instruction	
				249		
00000336	B982 0022			250 XGR R2, R2	get CC as U8	
0000033A	4320 5007		00000007	251 IC R2, CC		
0000033E	4E20 8E89		00001089	252 CVD R2, DECNUM	and convert	
00000342	D211 8E73 8E5D	00001073	0000105D	253 MVC PRT3, EDIT		
00000348	DE11 8E73 8E89	00001073	00001089	254 ED PRT3, DECNUM		
0000034E	D200 8E4B 8E82	0000104B	00001082	255 MVC CCPRTEXP(1), PRT3+15	fill in message with CC field	
				256		
00000354	B982 0022			257 XGR R2, R2	get CCFOUND as U8	
00000358	4320 5014		00000014	258 IC R2, CCFOUND		
0000035C	4E20 8E89		00001089	259 CVD R2, DECNUM	and convert	
00000360	D211 8E73 8E5D	00001073	0000105D	260 MVC PRT3, EDIT		
00000366	DE11 8E73 8E89	00001073	00001089	261 ED PRT3, DECNUM		
0000036C	D200 8E5B 8E82	0000105B	00001082	262 MVC CCPRTGOT(1), PRT3+15	fill in message with ccfound	
				263		
00000372	4100 0055		00000055	264 LA R0, CCPRTLNG	message length	
00000376	4110 8E08		00001008	265 LA R1, CCPRTLINE	messagfe address	
0000037A	45F0 819C		0000039C	266 BAL R15, RPERROR		
				267		
				269 ****		
				270 * continue after a failed test		
				271 ****		
		0000037E	00000001	272 FAILCONT EQU *		
0000037E	5800 82D0		000004D0	273 L R0, =F' 1'	set failed test indicator	
00000382	5000 8E00		00001000	274 ST R0, FAILED		
				275		
00000386	41C0 C004		00000004	276 LA R12, 4(0, R12)	next test address	
0000038A	47F0 80D4		000002D4	277 B NEXTE7		
				278		
				279 ****		
				280 * end of testing; set ending psw		
				281 ****		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000038E	5810 8E00	0000038E	00000001	282 ENDTEST	EQU *	R1, FAILED	did a test fail?
00000392	1211		00001000	283	L	R1, R1	
00000394	4780 82A0		000004A0	284	LTR		No, exit
00000398	47F0 82B8		000004B8	285	BZ	EOJ	Yes, exit with BAD PSW
				286	B	FAILTEST	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				288 ****	*****	*****
				289 * RPTERROR	Report instruction test in error	
				290 *	R0 = MESSAGE LENGTH	
				291 *	R1 = ADDRESS OF MESSAGE	
				292 ****	*****	*****
0000039C	50F0 81BC	000003BC	294	RPTERROR ST	R15, RPTSAVE	Save return address
000003A0	5050 81C0	000003C0	295	ST	R5, RPTSVR5	Save R5
			296 *			
			297 *	Use Hercules Diagnose for Message to console		
			298 *			
000003A4	9002 81C8	000003C8	299	STM	R0, R2, RPTDWSAV	save regs used by MSG
000003A8	4520 81D8	000003D8	300	BAL	R2, MSG	call Hercules console MSG display
000003AC	9802 81C8	000003C8	301	LM	R0, R2, RPTDWSAV	restore regs
000003B0	5850 81C0	000003C0	303	L	R5, RPTSVR5	Restore R5
000003B4	58F0 81BC	000003BC	304	L	R15, RPTSAVE	Restore return address
000003B8	07FF		305	BR	R15	Return to caller
000003BC	00000000		307	RPTSAVE	DC F' 0'	R15 save area
000003C0	00000000		308	RPTSVR5	DC F' 0'	R5 save area
000003C8	00000000 00000000		310	RPTDWSAV DC	2D' 0'	R0-R2 save area for MSG call
			311	*****	*****	*****
			312 *	Issue HERCULES MESSAGE pointed to by R1, length in R0		
			313 *	R2 = return address		
			314	*****	*****	*****
000003D8	4900 82D4	000004D4	316	MSG	CH R0, =H' 0'	Do we even HAVE a message?
000003DC	07D2		317	BNHR	R2	No, ignore
000003DE	9002 8214	00000414	319	STM	R0, R2, MSGSAVE	Save registers
000003E2	4900 82D6	000004D6	321	CH	R0, =AL2(L' MSGMSG)	Message length within limits?
000003E6	47D0 81EE	000003EE	322	BNH	MSGOK	Yes, continue
000003EA	4100 005F	0000005F	323	LA	R0, L' MSGMSG	No, set to maximum
000003EE	1820		325	MSGOK	LR R2, R0	Copy length to work register
000003F0	0620		326	BCTR	R2, 0	Minus-1 for execute
000003F2	4420 8220	00000420	327	EX	R2, MSGMVC	Copy message to O/P buffer
000003F6	4120 200A	0000000A	329	LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
000003FA	4110 8226	00000426	330	LA	R1, MSGCMD	Point to true command
000003FE	83120008		332	DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X' 008'
00000402	4780 820E	0000040E	333	BZ	MSGRET	Return if successful
			334			
00000406	1222		335	LTR	R2, R2	Is Diag8 Ry (R2) 0?
00000408	4780 820E	0000040E	336	BZ	MSGRET	an error occurred but continue
			337			
0000040C	0000		338	DC	H' 0'	CRASH for debugging purposes
0000040E	9802 8214	00000414	340	MSGRET	LM R0, R2, MSGSAVE	Restore registers
00000412	07F2		341	BR	R2	Return to caller

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				350 **** 351 * Normal completion or Abnormal termination PSWs 352 ****	
00000490	00020001 80000000			354 EOJPSW DC OD' 0' , X' 0002000180000000' , AD(0)	
000004A0	B2B2 8290	00000490	356 EOJ LPSWE EOJPSW		Normal completion
000004A8	00020001 80000000			358 FAILPSW DC OD' 0' , X' 0002000180000000' , AD(X' BAD')	
000004B8	B2B2 82A8	000004A8	360 FAILTEST LPSWE FAILPSW		Abnormal termination
				362 **** 363 * Working Storage 364 ****	
000004BC	00000000		366 CTLR0 DS F		CRO
000004C0	00000000		367 DS F		
000004C4			369 LTORG ,		Literals pool
000004C4	00000040		370 =F' 64'		
000004C8	00001760		371 =A(E7TESTS)		
000004CC	00000003		372 =XL4' 3'		
000004D0	00000001		373 =F' 1'		
000004D4	0000		374 =H' 0'		
000004D6	005F		375 =AL2(L' MSGMSG)		
			376		
			377 * some constants		
			378		
	00000400 00000001	379 K	EQU 1024		One KB
	00001000 00000001	380 PAGE	EQU (4*K)		Size of one page
	00010000 00000001	381 K64	EQU (64*K)		64 KB
	00100000 00000001	382 MB	EQU (K*K)		1 MB
	AABBCCDD 00000001	384 REG2PATT	EQU X' AABBCCDD'		Poluted Register pattern
	000000DD 00000001	385 REG2LOW	EQU X' DD'		(last byte above)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				387 *=====
				388 *
				389 * NOTE: start data on an address that is easy to display
				390 * within Hercules
				391 *
				392 *=====
				393
000004D8		000004D8	00001000	394 ORG ZVE7TST+X'1000'
00001000	00000000			395 FAILED DC F'0'
00001004	00000000			396 TESTING DC F'0'
				some test failed? current test number
				398 *****
				399 * TEST failed : CC message
				400 *****
				401 *
				402 * failed message and associated editting
				403 *
00001008	40404040 40404040			404 CCPRTLINE DC C' Test # '
00001018	A7A7A7			405 CCPRTNUM DC C' xxx'
0000101B	40A69996 95874083			406 DC C' wrong cc for instruction '
00001035	A7A7A7A7 A7A7A7A7			407 CCPRTNAME DC CL8'xxxxxxxx'
0000103D	4085A797 8583A385			408 DC C' expected: cc='
0000104B	A7			409 CCPRTEXP DC C' x'
0000104C	6B			410 DC C' , '
0000104D	40998583 8589A585			411 DC C' received: cc='
0000105B	A7			412 CCPRTGOT DC C' x'
0000105C	4B			413 DC C' . '
		00000055	00000001	414 CCPRTLNG EQU *-CCPRTLINE

```
0000109C 00000000 00000000 426 *****
0000109C FFFFFFFF FFFFFFFF 427 * Vector instruction results, pollution and input
000010AC 428 *****
000010BC 00000000 00000000 429 DS OF
                                430 DS XL16
                                431 V1FUDGE DC XL16' FFFFFFFFFFFFFFFFFFFFFFFFF'      gap
                                432 DS XL16
```

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				434 **** 435 * E7TEST DSECT 436 ****
00000000	00000000			438 E7TEST DSECT ,
00000004	0000			439 TSUB DC A(0) pointer to test 440 TNUM DC H'00' Test Number
00000006	00			441 DC X'00'
00000007	00			442 CC DC HL1'00' cc expected 443 CCMASK DC HL1'00' not expected CC mask
00000008	00			444 * 445 * CC extrtaction 446 *
0000000C	00000000 00000000			447 CCPSW DS 2F extract PSW after test (has CC) 00000014 00 448 CCFOUND DS X extracted cc
00000015	40404040 40404040			449 450 451 OPNAME DC CL8' ' E7 name 00000020 00000000 452 V1ADDR DC A(0) address of v1 source 00000024 00000000 453 V2ADDR DC A(0) address of v2 source (mask) 00000028 00000000 454 RELEN DC A(0) RESULT LENGTH 0000002C 00000000 455 READDR DC A(0) result (expected) address 00000030 00000000 00000000 456 DS FD gap 00000038 00000000 00000000 457 V1OUTPUT DS XL16 V1 Output 00000048 00000000 00000000 458 DS FD gap 459 460 * test routine will be here (from VRR-a macro) 461 * 462 * followed by 463 * EXPECTED RESULT
000010CC	00000000 0000179B			465 ZVE7TST CSECT , 466 DS OF
				468 **** 469 * Macros to help build test tables 470 ****
				472 * 473 * macro to generate individual test 474 * 475 MACRO 476 VRR_A &INST, &CC 477 . * &INST - VRR-a instruction under test 478 . * &MB - m3 field
				479 480 LCLA &XCC(4) &XCC has mask values for FAILED condition codes 481 &XCC(1) SETA 7 CC != 0 482 &XCC(2) SETA 11 CC != 1 483 &XCC(3) SETA 13 CC != 2 484 &XCC(4) SETA 14 CC != 3

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
485					
486				GBLA &TNUM	
487	&TNUM		SETA	&TNUM+1	
488					
489		DS	OFD		
490		USING	*, R5		base for test data and test routine
491					
492	T&TNUM	DC	A(X&TNUM)		address of test routine
493		DC	H' &TNUM		
494		DC	X' 00'		test number
495		DC	HL1' &CC'		CC
496		DC	HL1' &XCC(&CC+1)'		CC failed mask
497					
498		DS	2F		extracted PSW after test (has CC)
499		DC	X' FF'		extracted CC, if test failed
500					
501		DC	CL8' &INST'		instruction name
502		DC	A(RE&TNUM)		address of v1 source
503		DC	A(RE&TNUM+16)		address of v2 source
504		DC	A(16)		result length
505	REA&TNUM	DC	A(RE&TNUM)		result address
506		DS	FD		gap
507	V10&TNUM	DS	XL16		V1 output
508		DS	FD		gap
509	*				
510	*				
511	X&TNUM	DS	OF		
512		LGF	R1, V1ADDR		load v1 source
513		VL	v21, 0(R1)		use v21 to test decoder
514		LGF	R1, V2ADDR		load v2 source (mask)
515		VL	v22, 0(R1)		use v22 to test decoder
516					
517		&INST	V21, V22		test instruction
518					
519		EPSW	R2, R0		extract psw
520		ST	R2, CCPSW		to save CC
521					
522		BR	R11		return
523					
524	RE&TNUM	DC	OF		V1 for this test
525					
526		DROP	R5		
527		MEND			
529	*				
530	*	macro to generate table of pointers to individual tests			
531	*				
532		MACRO			
533			PTTABLE		
534		GBLA	&TNUM		
535		LCLA	&CUR		
536	&CUR	SETA	1		
537	*				
538	TTABLE	DS	OF		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				539 . LOOP ANOP
				540 . *
				541 DC A(T&CUR) test address
				542 . *
				543 &CUR SETA &CUR+1
				544 AIF (&CUR LE &TNUM).LOOP
				545 *
				546 DC A(0) end of table
				547 DC A(0) end of table
				548 . *
				549 MEND
				550

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
00001240	00000000 00000000			658+	DS	FD
00001248	00000000 00000000			659+*		gap
00001250				660+X3	DS	OF
00001250	E310 5020 0014	00000020	661+	LGF	R1, V1ADDR	load v1 source
00001256	E751 0000 0806	00000000	662+	VL	v21, 0(R1)	use v21 to test decoder
0000125C	E310 5024 0014	00000024	663+	LGF	R1, V2ADDR	load v2 source (mask)
00001262	E761 0000 0806	00000000	664+	VL	v22, 0(R1)	use v22 to test decoder
00001268	E756 0000 OCD8		665+	VTM	V21, V22	test instruction
0000126E	B98D 0020		666+	EPSW	R2, R0	extract psw
00001272	5020 500C	0000000C	667+	ST	R2, CCPSW	to save CC
00001276	07FB		668+	BR	R11	return
00001278			669+RE3	DC	OF	V1 for this test
00001278			670+	DROP	R5	
00001278	00000000 00000000		671	DC	XL16' 00000000000000000000000000000000'	V1
00001280	00000000 00000000		672	DC	XL16' 7C890E251C5ED86744F8DF381007B50B'	v2 (mask)
00001288	7C890E25 1C5ED867			673		
00001290	44F8DF38 1007B50B			674 *		
				675 * case 1 - CC=3 all ones		
				676 *		
				677 * Quadword		
00001298		00001298		678 VRR_A VTM 3		
00001298	000012E8		679+	DS	OFD	base for test data and test routine
00001298	0004		680+	USING	*, R5	address of test routine
0000129C	00		681+T4	DC	A(X4)	test number
0000129E	00		682+	DC	H' 4'	
0000129F	03		683+	DC	X' 00'	
000012A0	0E		684+	DC	HL1' 3'	CC
000012A4	00000000 00000000		685+	DC	HL1' 14'	CC failed mask
000012AC	FF		686+	DS	2F	extracted PSW after test (has CC)
000012AD	E5E3D440 40404040		687+	DC	X' FF'	extracted CC, if test failed
000012B8	00001310		688+	DC	CL8' VTM	instruction name
000012BC	00001320		689+	DC	A(RE4)	address of v1 source
000012C0	00000010		690+	DC	A(RE4+16)	address of v2 source
000012C4	00001310		691+	DC	A(16)	result length
000012C8	00000000 00000000		692+REA4	DC	A(RE4)	result address
000012D0	00000000 00000000		693+	DS	FD	gap
000012D8	00000000 00000000		694+V104	DS	XL16	V1 output
000012E0	00000000 00000000			695+	DS	FD
				696+*		gap
000012E8				697+X4	DS	OF
000012E8	E310 5020 0014	00000020	698+	LGF	R1, V1ADDR	load v1 source
000012EE	E751 0000 0806	00000000	699+	VL	v21, 0(R1)	use v21 to test decoder
000012F4	E310 5024 0014	00000024	700+	LGF	R1, V2ADDR	load v2 source (mask)
000012FA	E761 0000 0806	00000000	701+	VL	v22, 0(R1)	use v22 to test decoder
00001300	E756 0000 OCD8		702+	VTM	V21, V22	test instruction
00001306	B98D 0020		703+	EPSW	R2, R0	extract psw
0000130A	5020 500C	0000000C	704+	ST	R2, CCPSW	to save CC
0000130E	07FB		705+	BR	R11	return
00001310			706+RE4	DC	OF	V1 for this test
00001310	289D2B53 62A2D235		707+	DROP	R5	
00001310	4D2390E5 62B74641		708	DC	XL16' 289D2B5362A2D2354D2390E562B74641'	V1
00001318						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000013F8	00000000 00000000			761+	DS	FD
00001400	00000000 00000000			762+V106	DS	XL16
00001408	00000000 00000000					gap
00001410	00000000 00000000			763+	DS	FD
				764+*		gap
00001418				765+X6	DS	OF
00001418	E310 5020 0014		00000020	766+	LGF	R1, V1ADDR
0000141E	E751 0000 0806		00000000	767+	VL	v21, 0(R1)
00001424	E310 5024 0014		00000024	768+	LGF	R1, V2ADDR
0000142A	E761 0000 0806		00000000	769+	VL	v22, 0(R1)
00001430	E756 0000 OCD8			770+	VTM	V21, V22
00001436	B98D 0020			771+	EPSW	R2, R0
0000143A	5020 500C		0000000C	772+	ST	R2, CCPSW
0000143E	07FB			773+	BR	R11
00001440				774+RE6	DC	OF
00001440				775+	DROP	R5
00001440	289D2B53 62A2D235			776	DC	XL16' 289D2B5362A2D2354D2390E562B74641' V1
00001448	4D2390E5 62B74641					
00001450	00000003 62A2D235			777	DC	XL16' 000000362A2D2354D2390E562B74641' v2 (mask)
00001458	4D2390E5 62B74641					
				778		
				779 * Quadword		
				780	VRR_A	VTM, 3
00001460				781+	DS	OFD
00001460		00001460		782+	USING	*, R5
00001460	000014B0			783+T7	DC	A(X7)
00001464	0007			784+	DC	H' 7'
00001466	00			785+	DC	X' 00'
00001467	03			786+	DC	HL1' 3'
00001468	0E			787+	DC	HL1' 14'
0000146C	00000000 00000000			788+	DS	2F
00001474	FF			789+	DC	X' FF'
00001475	E5E3D440 40404040			790+	DC	CL8' VTM
00001480	000014D8			791+	DC	A(RE7)
00001484	000014E8			792+	DC	A(RE7+16)
00001488	00000010			793+	DC	A(16)
0000148C	000014D8			794+REA7	DC	A(RE7)
00001490	00000000 00000000			795+	DS	FD
00001498	00000000 00000000			796+V107	DS	XL16
000014A0	00000000 00000000					V1 output
000014A8	00000000 00000000			797+	DS	FD
				798+*		gap
000014B0				799+X7	DS	OF
000014B0	E310 5020 0014		00000020	800+	LGF	R1, V1ADDR
000014B6	E751 0000 0806		00000000	801+	VL	v21, 0(R1)
000014BC	E310 5024 0014		00000024	802+	LGF	R1, V2ADDR
000014C2	E761 0000 0806		00000000	803+	VL	v22, 0(R1)
000014C8	E756 0000 OCD8			804+	VTM	V21, V22
000014CE	B98D 0020			805+	EPSW	R2, R0
000014D2	5020 500C		0000000C	806+	ST	R2, CCPSW
000014D6	07FB			807+	BR	R11
000014D8				808+RE7	DC	OF
000014D8				809+	DROP	R5
000014D8	289D2B53 62A2D235			810	DC	XL16' 289D2B5362A2D2354D2390E562B74641' V1
000014E0	4D2390E5 62B74641					
000014E8	289D2B53 62000000			811	DC	XL16' 289D2B5362000000000000E562B74641' v2 (mask)

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
000014F0	000000E5 62B74641			812 813 *- 814 * case 2 - CC=1 mix one & zeros 815 *-	
000014F8				816 * Quadword 817 VRR_A VTM, 1 818+ DS OFD	
000014F8	00001548	000014F8		819+ USING *, R5 820+ T8 DC A(X8) 821+ DC H'8'	base for test data and test routine address of test routine test number
000014FC	0008			822+ DC X'00' 823+ DC HL1'1' 824+ DC HL1'11'	CC
000014FE	00			825+ DS 2F	CC failed mask extracted PSW after test (has CC)
000014FF	01			826+ DC X'FF' 827+ DC CL8' VTM	extracted CC, if test failed instruction name
00001500	OB			828+ DC A(REA8) 829+ DC A(REA8+16) 830+ DC A(16)	address of v1 source address of v2 source result length
00001504	00000000 00000000			831+ REA8 DC A(REA8)	result address
0000150C	FF			832+ DS FD	gap
0000150D	E5E3D440 40404040			833+ V108 DS XL16	V1 output
00001518	00001570			834+ DS FD	gap
0000151C	00001580			835+*	
00001520	00000010			836+ X8 DS OF	
00001524	00001570			837+ LGF R1, V1ADDR	load v1 source
00001528	00000000 00000000			838+ VL v21, 0(R1)	use v21 to test decoder
00001530	00000000 00000000			839+ LGF R1, V2ADDR	load v2 source (mask)
00001538	00000000 00000000			840+ VL v22, 0(R1)	use v22 to test decoder
00001540	00000000 00000000			841+ VTM V21, V22	test instruction
00001548	E310 5020 0014	00000020		842+ EPSW R2, R0	extract psw
0000154E	E751 0000 0806	00000000		843+ ST R2, CCPSW	to save CC
00001554	E310 5024 0014	00000024		844+ BR R11	return
0000155A	E761 0000 0806	00000000		845+ RE8 DC OF	V1 for this test
00001560	E756 0000 OCD8			846+ DROP R5	
00001566	B98D 0020			847 DC XL16' 6FAA0EE210F110D460A98CAC309676C0'	V1
0000156A	5020 500C	0000000C			
0000156E	07FB			848 DC XL16' 1EC10F28033D95C45CC27A3A7B786812'	v2 (mask)
00001570	6FAA0EE2 10F110D4			849	
00001578	60A98CAC 309676C0			850 * Quadword	
00001580	1EC10F28 033D95C4			851 VRR_A VTM, 1	
00001588	5CC27A3A 7B786812			852+ DS OFD	
00001590				853+ USING *, R5	base for test data and test routine
00001590	000015E0	00001590		854+ T9 DC A(X9)	address of test routine
00001594	0009			855+ DC H'9'	test number
00001596	00			856+ DC X'00'	CC
00001597	01			857+ DC HL1'1'	CC failed mask
00001598	OB			858+ DC HL1'11'	extracted PSW after test (has CC)
0000159C	00000000 00000000			859+ DS 2F	extracted CC, if test failed
000015A4	FF			860+ DC X'FF'	instruction name
000015A5	E5E3D440 40404040			861+ DC CL8' VTM	address of v1 source
000015B0	00001608			862+ DC A(REA9)	address of v2 source
000015B4	00001618			863+ DC A(REA9+16)	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
000015B8	00000010			864+	DC	A(16)
000015BC	00001608			865+REA9	DC	A(REA9)
000015C0	00000000 00000000			866+	DS	FD
000015C8	00000000 00000000			867+V109	DS	XL16
000015D0	00000000 00000000					
000015D8	00000000 00000000			868+	DS	FD
				869+*		
				870+X9	DS	OF
000015E0	E310 5020 0014		00000020	871+	LGF	R1, V1ADDR
000015E6	E751 0000 0806		00000000	872+	VL	v21, 0(R1)
000015EC	E310 5024 0014		00000024	873+	LGF	R1, V2ADDR
000015F2	E761 0000 0806		00000000	874+	VL	v22, 0(R1)
000015F8	E756 0000 OCD8			875+	VTM	V21, V22
000015FE	B98D 0020			876+	EPSW	R2, R0
00001602	5020 500C		0000000C	877+	ST	R2, CCPSW
00001606	07FB			878+	BR	R11
00001608				879+RE9	DC	OF
00001608				880+	DROP	R5
00001608	71D2E1D2 665129E0			881	DC	XL16' 71D2E1D2665129E0188CA92807785DCF' V1
00001610	188CA928 07785DCF					
00001618	7F58F1A7 2CDE54FE			882	DC	XL16' 7F58F1A72CDE54FE76561EBC4504E063' v2 (mask)
00001620	76561EBC 4504E063					
				883		
				884 * Quadword		
00001628				885		VRR_A VTM 1
00001628				886+	DS	OFD
00001628	00001678			887+	USING	*, R5
00001628	000A			888+T10	DC	A(X10)
0000162C				889+	DC	H' 10'
0000162E	00			890+	DC	X' 00'
0000162F	01			891+	DC	HL1' 1'
00001630	0B			892+	DC	HL1' 11'
00001634	00000000 00000000			893+	DS	2F
0000163C	FF			894+	DC	X' FF'
0000163D	E5E3D440 40404040			895+	DC	CL8' VTM
00001648	000016A0			896+	DC	A(RE10)
0000164C	000016B0			897+	DC	A(RE10+16)
00001650	00000010			898+	DC	A(16)
00001654	000016A0			899+REA10	DC	A(RE10)
00001658	00000000 00000000			900+	DS	FD
00001660	00000000 00000000			901+V1010	DS	XL16
00001668	00000000 00000000					
00001670	00000000 00000000			902+	DS	FD
				903+*		
00001678				904+X10	DS	OF
00001678	E310 5020 0014		00000020	905+	LGF	R1, V1ADDR
0000167E	E751 0000 0806		00000000	906+	VL	v21, 0(R1)
00001684	E310 5024 0014		00000024	907+	LGF	R1, V2ADDR
0000168A	E761 0000 0806		00000000	908+	VL	v22, 0(R1)
00001690	E756 0000 OCD8			909+	VTM	V21, V22
00001696	B98D 0020			910+	EPSW	R2, R0
0000169A	5020 500C		0000000C	911+	ST	R2, CCPSW
0000169E	07FB			912+	BR	R11
000016A0				913+RE10	DC	OF
000016A0				914+	DROP	R5
000016A0	470A92E8 5140A3DD			915	DC	XL16' 470A92E85140A3DD17A4AAE476B361C9' V1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
000016A8	17A4AAE4 76B361C9			916	DC XL16' 789417161EDA21D678F6DD8D3BD60C69' v2 (mask)
000016B0	78941716 1EDA21D6			917	
000016B8	78F6DD8D 3BD60C69			918 * Quadword	
000016C0		000016C0		919 VRR_A VTM, 1	
000016C0	00001710			920+ DS OFD	base for test data and test routine
000016C4	000B			921+ USING *, R5	address of test routine
000016C6	00			922+T11 DC A(X11)	test number
000016C7	01			923+ DC H' 11'	
000016C8	OB			924+ DC X' 00'	
000016CC	00000000 00000000			925+ DC HL1' 1'	CC
000016D4	FF			926+ DC HL1' 11'	CC failed mask
000016D5	E5E3D440 40404040			927+ DS 2F	extracted PSW after test (has CC)
000016E0	00001738			928+ DC X' FF'	extracted CC, if test failed
000016E4	00001748			929+ DC CL8' VTM	instruction name
000016E8	00000010			930+ DC A(RE11)	address of v1 source
000016EC	00001738			931+ DC A(RE11+16)	address of v2 source
000016F0	00000000 00000000			932+ DC A(16)	result length
000016F8	00000000 00000000			933+REA11 DC A(RE11)	result address
00001700	00000000 00000000			934+ DS FD	gap
00001708	00000000 00000000			935+V1011 DS XL16	V1 output
00001710				936+ DS FD	gap
00001710	E310 5020 0014	00000020		937+* 938+X11 DS OF	
00001716	E751 0000 0806	00000000		939+ LGF R1, V1ADDR	load v1 source
0000171C	E310 5024 0014	00000024		940+ VL v21, 0(R1)	use v21 to test decoder
00001722	E761 0000 0806	00000000		941+ LGF R1, V2ADDR	load v2 source (mask)
00001728	E756 0000 OCD8			942+ VL v22, 0(R1)	use v22 to test decoder
0000172E	B98D 0020			943+ VTM V21, V22	test instruction
00001732	5020 500C	0000000C		944+ EPSW R2, R0	extract psw
00001736	07FB			945+ ST R2, CCPSW	to save CC
00001738				946+ BR R11	return
00001738	OB5BC369 7A570227			947+RE11 DC OF	V1 for this test
00001738	687C9296 06FE411D			948+ DROP R5	
00001740	17818007 0BD4643D			949 DC XL16' OB5BC3697A570227687C929606FE411D' V1	
00001748	7B72DEDF 5EFD5855			950 DC XL16' 178180070BD4643D7B72DEDF5EFD5855' v2 (mask)	
00001750				951	
00001758	00000000			952	
0000175C	00000000			953 DC F' 0' END OF TABLE	
00001760				954 DC F' 0'	
00001760				955 *	
00001760				956 * table of pointers to individual tests	
00001760				957 *	
00001760				958 E7TESTS DS OF	
00001760				959 PTTABLE	
00001760	000010D0			960+TTABLE DS OF	
00001764	00001168			961+ DC A(T1)	test address
00001768	00001200			962+ DC A(T2)	test address
0000176C	00001298			963+ DC A(T3)	test address
00001770	00001330			964+ DC A(T4)	test address
00001774	000013C8			965+ DC A(T5)	test address
				966+ DC A(T6)	test address

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
00001778	00001460		967+	DC A(T7)	test address
0000177C	000014F8		968+	DC A(T8)	test address
00001780	00001590		969+	DC A(T9)	test address
00001784	00001628		970+	DC A(T10)	test address
00001788	000016C0		971+	DC A(T11)	test address
			972+*		
0000178C	00000000		973+	DC A(0)	end of table
00001790	00000000		974+	DC A(0)	end of table
			975		
00001794	00000000		976	DC F' 0'	END OF TABLE
00001798	00000000		977	DC F' 0'	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	
				979 ****	*****
				980 *	Register equates
				981 ****	*****
	00000000	00000001	983 R0	EQU 0	
	00000001	00000001	984 R1	EQU 1	
	00000002	00000001	985 R2	EQU 2	
	00000003	00000001	986 R3	EQU 3	
	00000004	00000001	987 R4	EQU 4	
	00000005	00000001	988 R5	EQU 5	
	00000006	00000001	989 R6	EQU 6	
	00000007	00000001	990 R7	EQU 7	
	00000008	00000001	991 R8	EQU 8	
	00000009	00000001	992 R9	EQU 9	
	0000000A	00000001	993 R10	EQU 10	
	0000000B	00000001	994 R11	EQU 11	
	0000000C	00000001	995 R12	EQU 12	
	0000000D	00000001	996 R13	EQU 13	
	0000000E	00000001	997 R14	EQU 14	
	0000000F	00000001	998 R15	EQU 15	
				1000 ****	*****
				1001 *	Register equates
				1002 ****	*****
	00000000	00000001	1004 V0	EQU 0	
	00000001	00000001	1005 V1	EQU 1	
	00000002	00000001	1006 V2	EQU 2	
	00000003	00000001	1007 V3	EQU 3	
	00000004	00000001	1008 V4	EQU 4	
	00000005	00000001	1009 V5	EQU 5	
	00000006	00000001	1010 V6	EQU 6	
	00000007	00000001	1011 V7	EQU 7	
	00000008	00000001	1012 V8	EQU 8	
	00000009	00000001	1013 V9	EQU 9	
	0000000A	00000001	1014 V10	EQU 10	
	0000000B	00000001	1015 V11	EQU 11	
	0000000C	00000001	1016 V12	EQU 12	
	0000000D	00000001	1017 V13	EQU 13	
	0000000E	00000001	1018 V14	EQU 14	
	0000000F	00000001	1019 V15	EQU 15	
	00000010	00000001	1020 V16	EQU 16	
	00000011	00000001	1021 V17	EQU 17	
	00000012	00000001	1022 V18	EQU 18	
	00000013	00000001	1023 V19	EQU 19	
	00000014	00000001	1024 V20	EQU 20	
	00000015	00000001	1025 V21	EQU 21	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
		00000016	00000001	1026 V22	EQU	22
		00000017	00000001	1027 V23	EQU	23
		00000018	00000001	1028 V24	EQU	24
		00000019	00000001	1029 V25	EQU	25
		0000001A	00000001	1030 V26	EQU	26
		0000001B	00000001	1031 V27	EQU	27
		0000001C	00000001	1032 V28	EQU	28
		0000001D	00000001	1033 V29	EQU	29
		0000001E	00000001	1034 V30	EQU	30
		0000001F	00000001	1035 V31	EQU	31
				1036		
				1037	END	

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
TESTING	F	00001004	4	396	214
TNUM	H	00000004	2	440	213 242
TSUB	A	00000000	4	439	216
TTABLE	F	00001760	4	960	
V0	U	00000000	1	1004	
V1	U	00000001	1	1005	
V10	U	0000000A	1	1014	
V11	U	0000000B	1	1015	
V12	U	0000000C	1	1016	
V13	U	0000000D	1	1017	
V14	U	0000000E	1	1018	
V15	U	0000000F	1	1019	
V16	U	00000010	1	1020	
V17	U	00000011	1	1021	
V18	U	00000012	1	1022	
V19	U	00000013	1	1023	
V1ADDR	A	00000020	4	452	593 627 661 698 732 766 800 837 871 905 939
V1FUDGE	X	000010AC	16	431	
V101	X	00001108	16	589	
V1010	X	00001660	16	901	
V1011	X	000016F8	16	935	
V102	X	000011A0	16	623	
V103	X	00001238	16	657	
V104	X	000012D0	16	694	
V105	X	00001368	16	728	
V106	X	00001400	16	762	
V107	X	00001498	16	796	
V108	X	00001530	16	833	
V109	X	000015C8	16	867	
V10UTPUT	X	00000038	16	457	
V2	U	00000002	1	1006	
V20	U	00000014	1	1024	
V21	U	00000015	1	1025	594 597 628 631 662 665 699 702 733 736 767 770 801
V22	U	00000016	1	1026	596 597 630 631 664 665 701 702 735 736 769 770 803
V23	U	00000017	1	1027	
V24	U	00000018	1	1028	
V25	U	00000019	1	1029	
V26	U	0000001A	1	1030	
V27	U	0000001B	1	1031	
V28	U	0000001C	1	1032	
V29	U	0000001D	1	1033	
V2ADDR	A	00000024	4	453	595 629 663 700 734 768 802 839 873 907 941
V3	U	00000003	1	1007	
V30	U	0000001E	1	1034	
V31	U	0000001F	1	1035	
V4	U	00000004	1	1008	
V5	U	00000005	1	1009	
V6	U	00000006	1	1010	
V7	U	00000007	1	1011	
V8	U	00000008	1	1012	
V9	U	00000009	1	1013	
X0001	U	00002A8	1	184	172 185
X1	F	00001120	4	592	576
X10	F	00001678	4	904	888

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES
X11	F	00001710	4	938	922
X2	F	000011B8	4	626	610
X3	F	00001250	4	660	644
X4	F	000012E8	4	697	681
X5	F	00001380	4	731	715
X6	F	00001418	4	765	749
X7	F	000014B0	4	799	783
X8	F	00001548	4	836	820
X9	F	000015E0	4	870	854
XC0001	U	000002D0	1	198	190
ZVE7TST	J	00000000	6044	111	114 116 120 124 394 112
=A(E7TESTS)	A	000004C8	4	371	204
=AL2(L' MSGMSG)	R	000004D6	2	375	321
=F' 1'	F	000004D0	4	373	273
=F' 64'	F	000004C4	4	370	189
=H' 0'	H	000004D4	2	374	316
=XL4' 3'	X	000004CC	4	372	237

MACRO DEFN REFERENCES

FCHECK 64 171

PTTABLE 533 959

VRR_A 476 573

607

641

678

712

746

780

817

851

885

919

DESC	SYMBOL	SIZE	POS	ADDR
------	--------	------	-----	------

Entry: 0

Image Region CSECT	IMAGE ZVE7TST	6044	0000-179B	0000-179B
		6044	0000-179B	0000-179B
		6044	0000-179B	0000-179B

STMT	FILE NAME
1	/home/tn529/sharedvfp/tests/zvector-e7-05-VM.asm
** NO ERRORS FOUND **	